A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2013; you can also visit the original URL.
The file type is application/pdf.
Filters
Particle graphics on reconfigurable hardware
2008
ACM Transactions on Reconfigurable Technology and Systems
Preserved Fulltext
This article presents the design and implementation of a hardware particle graphics engine for accelerating real-time particle graphics simulations. ...
The FPGA particle engine processes million-particle systems at a rate from 47 to 112 million particles per second, which represents one to two orders of magnitude speedup over a 2.8 GHz CPU. ...
It must be easy to reconfigure the accelerator to change the effect. This is one reason why a programmable hardware accelerator like a GPU or FPGA is required and a custom chip is not suitable. ...
doi:10.1145/1391732.1391735
fatcat:yrg5xhyrojfsnftze3236vjugi
Applications of Small-Scale Reconfigurability to Graphics Processors
[chapter]
2006
Lecture Notes in Computer Science
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
We explore the application of Small-Scale Reconfigurability (SSR) to graphics hardware. ...
fragment shader performance with a minimal impact on chip area. ...
Acknowledgments We would like to thank John Lach for his input on SSR and Peter Djeu for his collaboration on Chromium extensions. ...
doi:10.1007/11802839_14
fatcat:leazm3pcefgypcwjdudc2peona
FPGA implementation of particle swarm optimization for Bayesian network learning
2013
Computers & electrical engineering
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
This makes BN learning a candidate for acceleration using reconfigurable hardware such as fieldprogrammable gate arrays (FPGAs). ...
We present a FPGA-based implementation of BN learning using particle-swarm optimization (PSO). ...
FPGAs are a type of reconfigurable hardware that can achieve better performance than software while allowing more flexibility than hardware [9] . ...
doi:10.1016/j.compeleceng.2013.07.018
fatcat:zjn5iglgxzdxnkfpjdms6lf674
TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platform
2007
2007 International Conference on Field Programmable Logic and Applications
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2008; you can also visit the original URL.
The file type is application/pdf.
Our results demonstrate that TANOR generates hardware accelerator that are competitive with existing custom accelerator. ...
In this paper, we describe TANOR an automated tool targeted for designing hardware accelerators for the class of N-body interaction problems. ...
CONCLUSION AND FUTURE WORK We have developed a tool to automatically generate hardware for accelerating N-body simulation on reconfigurable platform. ...
doi:10.1109/fpl.2007.4380627
dblp:conf/fpl/KimMIKNSDCPS07
fatcat:6qr4ixyaczewxordrd64rkm2im
A Multithreaded Framework for Sequential Monte Carlo Methods on CPU/FPGA Platforms
[chapter]
2009
Lecture Notes in Computer Science
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
We demonstrate the framework on a case study for visual object tracking and evaluate the performance of different hardware/software partitionings. ...
The framework is based on the multithreaded reconfigurable operating system ReconOS which allows for an easy repartitioning of threads between hard-and software. ...
Figure 1 graphically represents one iteration. ...
doi:10.1007/978-3-642-00641-8_45
fatcat:bkxv2pkhzvazfnayjs7wsftrxe
UbiManager: A Software Tool for Managing Ubichips
2008
2008 NASA/ESA Conference on Adaptive Hardware and Systems
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
NASA/ESA Conference on Adaptive Hardware and Systems 978-0-7695-3166-3/08 $25.00 ...
The ubichip has been developed in the framework of Perplexus, a European project that aims to develop a scalable hardware platform made of bio-inspired custom reconfigurable devices for simulating large-scale ...
CONCLUSIONS The Perplexus ubidule is a reconfigurable hardware platform for the simulation of complex systems. ...
doi:10.1109/ahs.2008.39
dblp:conf/ahs/ThomaU08
fatcat:a6stpdosojgwnegd65ztkfwika
Small-scale reconfigurability for improved performance and double-precision in graphics hardware
2007
International journal of electronics (Print)
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2008; you can also visit the original URL.
The file type is application/pdf.
We explore the application of Small-Scale Reconfigurability (SSR) to graphics hardware. ...
shader performance with a minimal impact on chip area. ...
Acknowledgments We would like to thank John Lach for his input on SSR and Peter Djeu for his collaboration on Chromium extensions. ...
doi:10.1080/00207210701308500
fatcat:7yact76lvnazhde6erlhymqbae
iMASS: Computational NRF Spectra Signal from Geant4
2008
2008 20th IEEE International Conference on Tools with Artificial Intelligence
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
This paper introduces the preliminary results related to the Monte Carlo simulation of NRF spectra signal and the importance of reconfigurable computational technique to accelerate Monte Carlo iMASS computational ...
A specific hardware chip will be designed based on the reconfigurable computation technique. ...
The graphics can be generated without hardware acceleration in an OpenGL environment. The visualization capability also supports other graphical processes apart from OpenGL. ...
doi:10.1109/ictai.2008.94
dblp:conf/ictai/PerryXJ08
fatcat:vzuzqxpsazbphbb3m6e4dfa24i
ReMod3D: A high-performance simulator for autonomous, self-reconfigurable robots
2013
2013 IEEE/RSJ International Conference on Intelligent Robots and Systems
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2013; you can also visit the original URL.
The file type is application/pdf.
RM3D also simulates inter-module dock connection breakage, something novel for self-reconfigurable robot simulators. ...
self-reconfigurable simulators while, at the same time, allowing for realistic module structures, complex environments, and high physical simulation fidelity. ...
RELATED WORK Building simulators for self-reconfigurable robots is a challenging endeavor because it requires knowledge of robotics, 3D graphics, the inner workings of physics engines, and software engineering ...
doi:10.1109/iros.2013.6696970
dblp:conf/iros/CollinsRS13
fatcat:wbmfkjvcqndmjc6n2hmcnjblde
Energy-efficient GPU design with reconfigurable in-package graphics memory
2012
Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design - ISLPED '12
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
We propose an energy-efficient reconfigurable in-package graphics memory design that integrates wide-interface graphics DRAMs with GPU on a silicon interposer. ...
Furthermore, we design a reconfigurable memory interface and propose two reconfiguration mechanisms to optimize system energy efficiency and throughput. ...
On top of the reconfigurable memory interface hardware, we further propose two reconfiguration mechanisms, EOpt and PerfOpt, that optimize system energy efficiency and performance (in terms of throughput ...
doi:10.1145/2333660.2333752
dblp:conf/islped/ZhaoSLX12
fatcat:t3wqi5ejmvcbxjzslkggwgcn6i
Embedded Intelligence on Chip: Some FPGAbased Design Experiences
[chapter]
2010
Pattern Recognition Recent Advances
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
In order to maintain the processing speed of a TNN in hardware and its versatility in simulations, the reconfiguration of the neural network on its different hardware levels has to be possible (Reconfiguration ...
In order to maintain the processing speed of a TNN in hardware and its versatility in simulations, the reconfiguration of the neural network on its different hardware levels has to be possible (Reconfiguration ...
/patternrecognition-recent-advances/embedded-intelligence-on-chip-some-fpgabased-design-experiences ...
doi:10.5772/9366
fatcat:43vbnojqanahtfsn7v5qqldfni
Reconfigurable Instrumentation Technologies, Architectures and Trends
2002
AIP Conference Proceedings
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
Reconfigurability is liberating radio-based instrumentation devices from chronic dependency on hard-wired characteristics of the radio front end. ...
Today the evolution toward practical "reconfigurable" instrumentation is accelerating through a combination of approaches. ...
This is not a comprehensive overview or a tutorial on reconfigurability. It is a vision that builds on my experience. ...
doi:10.1063/1.1524399
fatcat:quuhzg5xyzbgzc7ji75w3ozmke
Towards a holistic CAD platform for nanotechnologies
2008
Microelectronics Journal
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2007; you can also visit the original URL.
The file type is application/pdf.
The paper presents a work in progress on this direction. ...
Research on nanotechnologies is actively conducted in a world-wide effort to develop new technologies able to maintain the Moore's law. ...
However, efficient exploitation of the hardware resources depends on the architecture of this hardware and the way a target application is mapped on it. ...
doi:10.1016/j.mejo.2007.08.005
fatcat:w6kkphqbovco3cdujbmnoukg4q
Reconfigurable Computing for Space
[chapter]
2010
Aerospace Technologies Advancements
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is application/pdf.
Reconfigurable computers may be implemented on specially-designed hardware, or on Field Programmable Gate Arrays (FPGAs). ...
Reconfigurability can help designers meet challenges (1) and (2) above by enabling hardware to be reconfigured for different phases of a computational task, resulting in smaller size, lower weight, and ...
Reconfigurable Computing for Space, Aerospace Technologies Advancements, Thawar T. ...
doi:10.5772/6939
fatcat:qiy3vly24ndm3eikjutrfzwceu
Building Image Feature Kinetics for Cement Hydration Using Gene Expression Programming With Similarity Weight Tournament Selection
2015
IEEE Transactions on Evolutionary Computation
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
D.: On the Evolution of Hardware Circuits via Reconfigurable Architectures. ...
D.: On
the Evolution of Hardware Circuits via Reconfigurable Architectures. ...
doi:10.1109/tevc.2014.2367111
fatcat:dsfdt3ngn5htfdg4ydmofrqznm
« Previous
Showing results 1 — 15 out of 3,340 results