A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf
.
Filters
Fast analog circuit synthesis using sensitivity based near neighbor searches
2008
Proceedings of the conference on Design, automation and test in Europe - DATE '08
We present an efficient analog synthesis algorithm employing regression models of circuit matrices. Circuit matrix models achieve accurate and speedy synthesis of analog circuits. ...
Sensitivity of the design variables is considered for locating a neighboring solution. Neighbor lookup is efficiently performed using box-decomposition trees. ...
In the second experiment only hashing was used and in the third experiment we used both hashing and near neighbor search. ...
doi:10.1145/1403375.1403501
fatcat:7xor62iy3zaabmfalgfe6wgjvm
ComputerAided Design of Analog and MixedSignal Integrated Circuits
[chapter]
2009
Computer-Aided Design of Analog Integrated Circuits and Systems
Keywords-Analog and mixed-signal computer-aided design (CAD), analog and mixed-signal integrated circuits, analog circuit and layout synthesis, analog design automation, circuit simulation and modeling ...
integrated circuits. ...
Fig. 8 . 8 The two basic approaches toward analog circuit synthesis: (a) the knowledge-based approach using procedural design plans, and (b) the optimization-based approach. ...
doi:10.1109/9780470544310.ch1
fatcat:nz4on5owvvdxbneeuh3aqrkkfe
Computer-aided design of analog and mixed-signal integrated circuits
2000
Proceedings of the IEEE
Keywords-Analog and mixed-signal computer-aided design (CAD), analog and mixed-signal integrated circuits, analog circuit and layout synthesis, analog design automation, circuit simulation and modeling ...
integrated circuits. ...
Fig. 8 . 8 The two basic approaches toward analog circuit synthesis: (a) the knowledge-based approach using procedural design plans, and (b) the optimization-based approach. ...
doi:10.1109/5.899053
fatcat:2kjzezalevhuzayfrkykyvm5py
Abstracts of Current Computer Literature
1970
IEEE transactions on computers
This class of circuits can be used for the design of fast economical asynchronous circuits. ...
Programming
Fast Approximate Minimization of Switching
Functions by Integer Programming 7811
Integrated Circuits; Microelectronics
Fast Parallel Digital Multipliers Using Inte-
grated Circuits ...
doi:10.1109/t-c.1970.223037
fatcat:to2dda73zzh2jlyq3um6rpr3pe
A Comprehensive Review on Automation-based Sizing Techniques for Analog IC Design
2023
Journal of Integrated Circuits and Systems
This paper presents a review of the state-of-the art in analog design automation methods, focusing on techniques and algorithms used to size robust circuits while efficiently exploring the design space ...
a fast and generic way. ...
Yield estimation during analog synthesis is fundamental for generating large-scale manufacturing analog circuits. ...
doi:10.29292/jics.v17i3.642
fatcat:neqmgvuhnjfrhipn7ieg7hwzya
2019 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 38
2019
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Chan, C.S., +,
TCAD Sept. 2019 1689-1702
CMOS analog integrated circuits
An Analog Neural Network Computing Engine Using CMOS-Compatible
Charge-Trap-Transistor (CTT). ...
Huang, Y., +, TCAD May 2019 809-821
Circuit simulation
A Full-Chip ESD Protection Circuit Simulation and Fast Dynamic Check-
ing Method Using SPICE and ESD Behavior Models. ...
doi:10.1109/tcad.2020.2964359
fatcat:qjr6i73tkrgnrkkmtjexbxberm
2018 IndexIEEE Transactions on Very Large Scale Integration (VLSI) SystemsVol. 26
2018
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
., see 2723-2736
, VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems; TVLSI Feb. 2018 262-271 Hsieh, Y., see Tsai, Y., TVLSI May 2018 945-957 ...
Clark, L.T., +, TVLSI Oct. 2018 2027-2037
Circuit synthesis
Cascade and LC Ladder-Based Filter Realizations Using Synchronous
Time-Mode Signal Processing. ...
., +, TVLSI Dec. 2018 2935-2946 Field programmable analog arrays Temperature Sensitivity and Compensation on a Reconfigurable Platform. ...
doi:10.1109/tvlsi.2019.2892312
fatcat:rxiz5duc6jhdzjo4ybcxdajtbq
Analysis and design of a frequency-hopped spread-spectrum transceiver for wireless personal communications
2000
IEEE Transactions on Vehicular Technology
High-rate frequency hopping with frequency-shift keying (FSK) modulation is implemented using a direct digital frequency synthesis technique. ...
Robust acquisition algorithms based on energy detection and pattern matching and tracking architectures using digital phase-locked loops are also described for system synchronization. ...
PN acquisition scheme based on serial search [23] . ...
doi:10.1109/25.892577
fatcat:m7e3k4obvnbrrej3gpiol2hi6e
AutoCRAFT: Layout Automation for Custom Circuits in Advanced FinFET Technologies
2022
Proceedings of the 2022 International Symposium on Physical Design
design flows due to the high circuit complexity and sensitivity to layout parasitics. ...
This paper presents AutoCRAFT, an automatic layout generator targeting region-based layouts for advanced FinFET-based full-custom circuits. ...
Here, instead of using shape-based kernel for DRC, grid-based spacing checking is applied during path searching. ...
doi:10.1145/3505170.3511044
fatcat:tovuba5ac5hj7msttbdgouf7ku
A Survey and Perspective on Artificial Intelligence for Security-Aware Electronic Design Automation
[article]
2022
arXiv
pre-print
for using AI/ML for security-aware circuit design. ...
One of such fields is that of hardware design; specifically the design of digital and analog integrated circuits~(ICs), where AI/ ML techniques have been extensively used to address ever-increasing design ...
The recent automated design approaches specially the ones using DL and RL-based techniques may be used to reverse engineer an analog circuit. ...
arXiv:2204.09579v2
fatcat:tebjzerhfvaepbwmka7ipiccxy
AI/ML Algorithms and Applications in VLSI Design and Technology
[article]
2023
arXiv
pre-print
An evident challenge ahead for the integrated circuit (IC) industry in the nanometer regime is the investigation and development of methods that can reduce the design complexity ensuing from growing process ...
A fast and efficient ResNet-based digital circuit optimization framework for leakage and delay is proposed in [108] . ...
The implementation of neural networks (NNs) for digital and analog VLSI circuits and knowledge-based systems has been reported in [18] . ...
arXiv:2202.10015v2
fatcat:ej3pdqucqna3hlxbiq4mzmbl5y
Transistor placement for noncomplementary digital VLSI cell synthesis
2003
ACM Transactions on Design Automation of Electronic Systems
These experiments make use of a new set of benchmark circuits which provide a rich sample of representative examples in several noncomplementary digital logic families. ...
Traditional digital cell layout synthesis tools derived from the highly stylized "functional cell" style break down when confronted with such circuit topologies. ...
Some logic families, most notably CVSL, contain sensitive analog circuitry which requires symmetric placement and routing capability, and techniques for this could be borrowed from the analog placement ...
doi:10.1145/606603.606608
fatcat:rnc3wsgs2jc3hmxi6jsbywth2e
Computer Society Repository
1972
Computer
The uses of Bayes Sequential Compound decision functions are investigated for contextual recognition of patterns generated by a stationary Markov chain. ...
Analysis and Synthesis of Sequential Circuits Using a"Transition Equation"Approach. (31 pp.; University of Adelaide, Adelaide, Australia.) ...
Calculation of sensitivity numbers and desired performance specifications around the optimal point is included to give a feel for system behavior near optimal conditions. ...
doi:10.1109/c-m.1972.216869
fatcat:zekabhp6arg2pbyussiekgppm4
Integrated logic synthesis using simulated annealing
2011
Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI - GLSVLSI '11
The results show that, on average, the presented advanced annealing approach can improve the area and delay of circuits optimized using the Boolean optimization technique provided by SIS with 11.2% and ...
We are hoping that our research in how to apply our developed logic synthesis framework to two of the emerging technologies might provide useful information for other designers moving in this direction ...
Simulated annealing at And/Inverter graph level In this chapter, we describe a logic synthesis approach based on rule-based randomized search using simulated annealing. ...
doi:10.1145/1973009.1973095
dblp:conf/glvlsi/FarmDK11
fatcat:dlju72re25ae7jgninv5kuntia
Automated Design of Robust Genetic Circuits: Structural Variants and Parameter Uncertainty
2021
ACS Synthetic Biology
Genetic design automation methods for combinational circuits often rely on standard algorithms from electronic design automation in their circuit synthesis and technology mapping. ...
We first demonstrate that enumerating structural variants for a given Boolean specification allows us to find better performing circuits and that stochastic gate assignment methods need to be properly ...
We use random parametric families of Hill curves, learned directly from flow-cytometry data
as gate models in the library and establish a fast Monte Carlo based scoring scheme. ...
doi:10.1021/acssynbio.1c00193
pmid:34807573
pmcid:PMC8689692
fatcat:pt7t6wpp3ngqhcrqkmcmltmvue
« Previous
Showing results 1 — 15 out of 3,988 results