

# 2018 Index

## IEEE Transactions on Very Large Scale Integration (VLSI) Systems

### Vol. 26

This index covers all technical items — papers, correspondence, reviews, etc. — that appeared in this periodical during 2018, and items from previous years that were commented upon or corrected in 2018. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

#### AUTHOR INDEX

##### A

- Abad, J.M.N.**, and Soleimani, A., Novel Feature Selection Algorithm for Thermal Prediction Model; *TVLSI Oct. 2018* 1831-1844
- Abdelfattah, M.**, and Roberts, G., Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing; *TVLSI Sept. 2018* 1788-1801
- Abtahi, T.**, Shea, C., Kulkarni, A., and Mohsenin, T., Accelerating Convolutional Neural Network With FFT on Embedded Hardware; *TVLSI Sept. 2018* 1737-1749
- Abu Lebdeh, M.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2773-2780
- Achar, R.**, *see* Tripathi, J.N., *TVLSI Feb. 2018* 367-377
- Achar, R.**, *see* Lee, W., *TVLSI Nov. 2018* 2518-2529
- Acken, J.M.**, *see* Aljafar, M.J., *TVLSI Jan. 2018* 23-36
- Adegbiya, T.**, and Gordon-Ross, A., *PhLock*: A Cache Energy Saving Technique Using Phase-Based Cache Locking; *TVLSI Jan. 2018* 110-121
- Afzali-Kusha, A.**, *see* Pashaeifar, M., *TVLSI Nov. 2018* 2530-2541
- Agarwal, P.**, *see* Gopal, S., *TVLSI Dec. 2018* 2921-2934
- Agarwal, P.**, Kim, J., Pande, P.P., and Heo, D., Zero-Power Feed-Forward Spur Cancellation for Supply-Regulated CMOS Ring PLLs; *TVLSI April 2018* 653-662
- Agarwal, S.**, and Kapoor, H.K., Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches; *TVLSI Oct. 2018* 1881-1894
- Aghassi-Hagmann, J.**, *see* Erozan, A.T., *TVLSI Dec. 2018* 2935-2946
- Ahmadi, A.**, *see* Teimoori, M., *TVLSI Dec. 2018* 2608-2618
- Ahmadi, M.**, *see* Teimoori, M., *TVLSI Dec. 2018* 2608-2618
- Ahmadi, M.**, *see* Hosseinzadeh Namin, P., *TVLSI Nov. 2018* 2542-2552
- Ahsan, I.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503
- Ai, Y.**, *see* Chen, P., *TVLSI Dec. 2018* 2898-2906
- Akbari, M.**, Hashemipour, O., and Moradi, F., Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion; *TVLSI Sept. 2018* 1812-1816
- Al-Qutayri, M.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2749-2758
- Al-Qutayri, M.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2773-2780
- Al-Sarawi, S.F.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2749-2758
- Al-Sarawi, S.F.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2773-2780
- Ali, K.**, Li, F., Lua, S.Y.H., and Heng, C., Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture; *TVLSI April 2018* 630-638
- Ali, S.N.**, *see* Gopal, S., *TVLSI Dec. 2018* 2921-2934
- Alizadeh, B.**, *see* Sharafinejad, R., *TVLSI Feb. 2018* 308-318
- Alizadeh, B.**, *see* Refan, F., *TVLSI Oct. 2018* 1845-1853
- Aljafar, M.J.**, Perkowski, M.A., Acken, J.M., and Tan, R., A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures; *TVLSI Jan. 2018* 23-36
- Alzahmi, A.**, *see* Mirzaie, N., *TVLSI Dec. 2018* 2619-2627
- Amano, H.**, *see* Okuhara, H., *TVLSI July 2018* 1254-1267
- Amanor-Boadu, J.**, *see* Noh, K., *TVLSI Oct. 2018* 2050-2060
- Ambrogio, S.**, *see* Milo, V., *TVLSI Dec. 2018* 2806-2815
- Amiri, P.K.**, *see* Lee, A., *TVLSI Feb. 2018* 272-279

- Amirsoleimani, A.**, *see* Teimoori, M., *TVLSI Dec. 2018* 2608-2618
- Amory, A.M.**, *see* Juracy, L.R., *TVLSI Aug. 2018* 1609-1612
- Amsaad, F.**, *see* Azhar, M.J., *TVLSI Sept. 2018* 1647-1658
- An, E.**, *see* Luo, A., *TVLSI March 2018* 431-444
- Aniruddhan, S.**, *see* Thakkar, A., *TVLSI Dec. 2018* 2873-2883
- Aniruddhan, S.**, *see* Mirajkar, P., *TVLSI March 2018* 589-593
- Anwar, M.**, *see* Qian, F., *TVLSI Dec. 2018* 2737-2748
- Arafin, M.T.**, and Qu, G., Memristors for Secret Sharing-Based Lightweight Authentication; *TVLSI Dec. 2018* 2671-2683
- Ardestani, E.K.**, *see* Trapani Possignolo, R., *TVLSI Sept. 2018* 1713-1726
- Argyrides, C.**, *see* Li, J., *TVLSI Feb. 2018* 221-229
- Attaran, N.**, *see* Kulkarni, A., *TVLSI Jan. 2018* 96-109
- Azarpeyvand, A.**, *see* Nourazar, M., *TVLSI Dec. 2018* 2684-2695
- Azhar, M.J.**, Amsaad, F., and Kose, S., Duty-Cycle-Based Controlled Physical Unclonable Function; *TVLSI Sept. 2018* 1647-1658
- Aziz, A.**, *see* George, S., *TVLSI June 2018* 1040-1050

##### B

- Bachmann, C.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862
- Baek, D.**, *see* Kim, J., *TVLSI July 2018* 1241-1253
- Baghdadi, A.**, *see* Diguet, J., *TVLSI Dec. 2018* 2696-2708
- Bagheriye, L.**, Toofan, S., Saeidi, R., and Moradi, F., Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs; *TVLSI June 2018* 1051-1058
- Bai, C.**, *see* He, Z., *TVLSI June 2018* 1073-1083
- Bai, X.**, *see* Ying, Y., *TVLSI June 2018* 1171-1182
- Bal, A.**, Saha, S., Roy, S., and Chakraborty, K., Dynamic Choke Sensing for Timing Error Resilience in NTC Systems; *TVLSI Jan. 2018* 1-10
- Bal, A.**, Roy, S., and Chakraborty, K., Trident: Comprehensive Choke Error Mitigation in NTC Systems; *TVLSI Nov. 2018* 2195-2204
- Balachandran, A.**, Chen, Y., and Boon, C.C., A 0.013-mm<sup>2</sup> 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS; *TVLSI March 2018* 599-603
- Balatsoukas-Stimming, A.**, *see* Ghanatian, R., *TVLSI Feb. 2018* 329-340
- Bao, C.**, *see* Liu, Y., *TVLSI Jan. 2018* 73-81
- Baylon, J.**, Yu, X., Gopal, S., Molavi, R., Mirabbasi, S., Pande, P.P., and Heo, D., A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip; *TVLSI Nov. 2018* 2406-2418
- Bazargan, K.**, *see* Najafi, M.H., *TVLSI Aug. 2018* 1471-1480
- Beetner, D.G.**, *see* Schulze, T.E., *TVLSI Oct. 2018* 2007-2015
- Behnam, P.**, *see* Rupesh, Y.K., *TVLSI Dec. 2018* 2709-2722
- Bellaredi, M.L.F.**, *see* Torun, H.M., *TVLSI April 2018* 792-802
- Bellizia, D.**, Bongiovanni, S., Monsurro, P., Scotti, G., Trifiletti, A., and Trotta, F.B., Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks; *TVLSI July 2018* 1368-1376
- Ben Ahmed, A.**, *see* Okuhara, H., *TVLSI July 2018* 1254-1267
- Benacer, I.**, Boyer, F., and Savaria, Y., A Fast, Single-Instruction–Multiple-Data Scalable Priority Queue; *TVLSI Oct. 2018* 1939-1952
- Bhat, G.**, Singla, G., Unver, A.K., and Ogras, U.Y., Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms; *TVLSI March 2018* 544-557
- Bhattacharya, B.B.**, *see* Bhowmik, B., *TVLSI June 2018* 1026-1039
- Bhattacharya, T.**, *see* Chakraborty, S., *TVLSI May 2018* 1000-1004
- Bhowmik, B.**, Biswas, S., Deka, J.K., and Bhattacharya, B.B., Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks; *TVLSI June 2018* 1026-1039
- Bishnoi, R.**, *see* Erozan, A.T., *TVLSI Dec. 2018* 2935-2946
- Biswas, S.**, *see* Bhowmik, B., *TVLSI June 2018* 1026-1039
- Bogdan, P.**, *see* Li, X., *TVLSI Oct. 2018* 1895-1907
- Bol, D.**, *see* Gimeno, C., *TVLSI Sept. 2018* 1807-1811
- Boncalo, O.**, *see* Nguyen-Ly, T.T., *TVLSI March 2018* 508-521
- Bongiovanni, S.**, *see* Bellizia, D., *TVLSI July 2018* 1368-1376
- Bonizzoni, E.**, *see* Lupo, N., *TVLSI Aug. 2018* 1452-1460
- Bonnoit, T.**, Zergainoh, N., and Nicolaïdis, M., Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance; *TVLSI Aug. 2018* 1438-1451

- Boon, C.C.**, *see* Balachandran, A., *TVLSI March 2018* 599-603  
**Boyer, F.**, *see* Benacer, I., *TVLSI Oct. 2018* 1939-1952  
**Briz, J.L.**, *see* Trapani Possignolo, R., *TVLSI Sept. 2018* 1713-1726  
**Burg, A.**, *see* Ghanaatian, R., *TVLSI Feb. 2018* 329-340  
**Burleson, W.**, *see* Neshatpour, K., *TVLSI April 2018* 778-791  
**Buscarino, A.**, Corradino, C., Fortuna, L., and Chua, L.O., Taming Spatiotemporal Chaos in Forced Memristive Arrays; *TVLSI Dec. 2018* 2947-2954  
**Busze, B.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862  
**Byun, G.**, *see* Mirzaie, N., *TVLSI Dec. 2018* 2619-2627

**C**

- Cai, X.**, Zhou, M., Xia, T., Fong, W.H., Lee, W., and Huang, X., Low-Power SDR Design on an FPGA for Intersatellite Communications; *TVLSI Nov. 2018* 2419-2430  
**Calderoni, A.**, *see* Milo, V., *TVLSI Dec. 2018* 2806-2815  
**Cao, H.**, *see* Guo, J., *TVLSI May 2018* 991-994  
**Cao, W.**, *see* Fan, X., *TVLSI June 2018* 1098-1111  
**Cao, X.**, *see* Guo, J., *TVLSI May 2018* 991-994  
**Cao, Y.**, *see* Ma, Y., *TVLSI July 2018* 1354-1367  
**Carboni, R.**, *see* Milo, V., *TVLSI Dec. 2018* 2806-2815  
**Castrillon, J.**, *see* Hameed, F., *TVLSI June 2018* 1059-1072  
**Castro-Lopez, R.**, *see* Passos, F., *TVLSI Nov. 2018* 2386-2394  
**Causapruno, G.**, *see* Giri, D., *TVLSI Aug. 2018* 1427-1437  
**Chakrabarti, C.**, *see* Mao, M., *TVLSI July 2018* 1290-1300  
**Chakrabarty, K.**, Editorial; *TVLSI Dec. 2018* 2579-2580  
**Chakraborty, K.**, *see* Bal, A., *TVLSI Jan. 2018* 1-10  
**Chakraborty, K.**, *see* Bal, A., *TVLSI Nov. 2018* 2195-2204  
**Chakraborty, S.**, Bhattacharya, T., and Suri, M., Current Optimized Coset Coding for Efficient RRAM Programming; *TVLSI May 2018* 1000-1004  
**Chan, C.**, *see* Song, Y., *TVLSI Feb. 2018* 416-420  
**Chan, C.**, *see* Wang, G.C., *TVLSI Nov. 2018* 2279-2289  
**Chan, P.K.**, *see* Wang, D., *TVLSI May 2018* 958-968  
**Chan Carusone, A.**, *see* Zhang, H., *TVLSI Sept. 2018* 1763-1776  
**Chand, J.**, *see* Mirajkar, P., *TVLSI March 2018* 589-593  
**Chandy, J.A.**, *see* Tehraniopoor, F., *TVLSI June 2018* 1084-1097  
**Chang, A.**, *see* Wang, L., *TVLSI July 2018* 1403-1407  
**Chang, J.S.**, *see* Ho, W., *TVLSI Jan. 2018* 196-200  
**Chang, J.S.**, *see* Juanda, ., *TVLSI Nov. 2018* 2299-2309  
**Chang, M.**, *see* Lee, A., *TVLSI Feb. 2018* 272-279  
**Chang, M.**, *see* Srinivas, S., *TVLSI April 2018* 671-683  
**Chang, N.**, *see* Kim, J., *TVLSI May 2018* 855-866  
**Chang, N.**, *see* Kim, J., *TVLSI July 2018* 1241-1253  
**Chang, S.**, *see* Lin, C., *TVLSI July 2018* 1233-1240  
**Chang, S.**, *see* Hsu, K., *TVLSI June 2018* 1005-1014  
**Chang, Y.**, *see* Lin, Z., *TVLSI Feb. 2018* 378-391  
**Chang, Y.**, *see* Tsao, C., *TVLSI Aug. 2018* 1518-1530  
**Chang, Y.**, *see* Chen, S., *TVLSI Nov. 2018* 2322-2334  
**Charmi, M.**, *see* Safarpour, M., *TVLSI Aug. 2018* 1590-1594  
**Che, W.**, Saqib, F., and Plusquellec, J., Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF; *TVLSI April 2018* 733-743  
**Chen, B.**, *see* Chung, Y., *TVLSI Oct. 2018* 1989-1998  
**Chen, D.**, Edstrom, J., Gong, Y., Gao, P., Yang, L., McCourt, M.E., Wang, J., and Gong, N., Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory; *TVLSI April 2018* 684-696  
**Chen, G.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862  
**Chen, H.**, *see* Peng, S., *TVLSI Feb. 2018* 239-248  
**Chen, H.**, *see* Tsai, Y., *TVLSI May 2018* 945-957  
**Chen, H.**, *see* Lei, Y., *TVLSI July 2018* 1268-1276  
**Chen, H.**, *see* Huang, I., *TVLSI April 2018* 663-670  
**Chen, J.**, *see* Hwang, Y., *TVLSI Jan. 2018* 216-220  
**Chen, J.**, Hwang, Y., Ku, Y., and Yu, C., A New Fast-Response Current-Mode Buck Converter With Improved  $I^2$ -Controlled Techniques; *TVLSI May 2018* 903-911  
**Chen, J.**, *see* Chen, J., *TVLSI May 2018* 903-911  
**Chen, J.**, *see* Li, Y., *TVLSI Aug. 2018* 1585-1589  
**Chen, J.**, *see* Li, X., *TVLSI Nov. 2018* 2504-2517  
**Chen, J.**, *see* Peng, C., *TVLSI March 2018* 584-588  
**Chen, K.**, *see* Xu, D., *TVLSI Aug. 2018* 1545-1553  
**Chen, L.**, *see* Luo, A., *TVLSI March 2018* 431-444  
**Chen, P.**, Cheng, H., Ai, Y., and Chung, W., Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW; *TVLSI Dec. 2018* 2898-2906  
**Chen, P.**, *see* Wang, Y., *TVLSI May 2018* 805-817

- Chen, S.**, *see* Tsai, T., *TVLSI Sept. 2018* 1637-1646  
**Chen, S.**, *see* Chen, X., *TVLSI Oct. 2018* 1953-1966  
**Chen, S.**, Chen, Y., Chang, Y., Wei, H., and Shih, W., A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash; *TVLSI Nov. 2018* 2322-2334

**Chen, W.**, *see* Lee, A., *TVLSI Feb. 2018* 272-279

**Chen, W.**, *see* Zhu, M., *TVLSI May 2018* 831-840

**Chen, X.**, and Yu, Z., A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator; *TVLSI July 2018* 1408-1412

**Chen, X.**, Pourbakhsh, S.A., Fu, J., Gong, N., and Wang, J., A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory; *TVLSI July 2018* 1277-1289

**Chen, X.**, Lei, Y., Lu, Z., and Chen, S., A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition; *TVLSI Oct. 2018* 1953-1966

**Chen, Y.**, *see* Wang, H., *TVLSI Dec. 2018* 2842-2852

**Chen, Y.**, *see* Chen, S., *TVLSI Nov. 2018* 2322-2334

**Chen, Y.**, *see* Balachandran, A., *TVLSI March 2018* 599-603

**Chen, Y.**, *see* Hsu, K., *TVLSI June 2018* 1005-1014

**Chen, Z.**, Wang, H., Xie, G., and Gu, J., A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design; *TVLSI Oct. 2018* 2118-2131

**Cheng, H.**, *see* Chen, P., *TVLSI Dec. 2018* 2898-2906

**Cheng, Y.**, *see* Xue, L., *TVLSI March 2018* 484-495

**Chittamuru, S.V.R.**, Thakkar, I.G., and Pasricha, S., HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs; *TVLSI Jan. 2018* 168-181

**Cho, K.**, *see* Eshraghian, J.K., *TVLSI Dec. 2018* 2816-2829

**Cho, N.I.**, *see* Kim, J., *TVLSI May 2018* 855-866

**Cho, S.**, *see* Lin, C., *TVLSI July 2018* 1233-1240

**Cho, S.**, *see* Jo, Y., *TVLSI Oct. 2018* 2170-2174

**Cho, Y.H.**, *see* Kim, J., *TVLSI July 2018* 1241-1253

**Choi, J.**, *see* Kim, J., *TVLSI Jan. 2018* 37-49

**Choi, K.**, *see* Kim, J., *TVLSI Jan. 2018* 37-49

**Chong, K.**, *see* Ho, W., *TVLSI Jan. 2018* 196-200

**Chua, L.O.**, *see* Buscarino, A., *TVLSI Dec. 2018* 2947-2954

**Chun, J.**, *see* Jin, J., *TVLSI March 2018* 522-530

**Chung, E.**, *see* Hong, J., *TVLSI Sept. 2018* 1802-1806

**Chung, W.**, *see* Chen, P., *TVLSI Dec. 2018* 2898-2906

**Chung, Y.**, Yen, C., Tsai, P., and Chen, B., A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme; *TVLSI Oct. 2018* 1989-1998

**Ciprut, A.**, and Friedman, E.G., Energy-Efficient Write Scheme for Non-volatile Resistive Crossbar Arrays With Selectors; *TVLSI April 2018* 711-719

**Clark, L.T.**, Medapuram, S.B., and Kadiyala, D.K., SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability; *TVLSI Oct. 2018* 2027-2037

**Clarke, C.T.**, *see* Prakash, A., *TVLSI March 2018* 445-456

**Cockburn, B.**, *see* Li, Y., *TVLSI Aug. 2018* 1585-1589

**Cook, C.**, Sun, Z., Demircan, E., Shroff, M.D., and Tan, S.X., Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method; *TVLSI May 2018* 969-980

**Corradino, C.**, *see* Buscarino, A., *TVLSI Dec. 2018* 2947-2954

**Cristal, A.**, *see* Ratkovic, I., *TVLSI April 2018* 639-652

**Cui, T.**, *see* Zhou, H., *TVLSI July 2018* 1312-1325

**Cui, X.**, *see* Wang, T., *TVLSI Oct. 2018* 1922-1929

**Cui, X.**, *see* Wang, T., *TVLSI Oct. 2018* 1922-1929

**D**

**Dai, K.**, *see* He, Z., *TVLSI June 2018* 1073-1083

**Dalloo, A.**, Najafi, A., and Garcia-Ortiz, A., Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder; *TVLSI Aug. 2018* 1595-1599

**Das, B.P.**, *see* Sannena, G., *TVLSI July 2018* 1223-1232

**Das, S.**, *see* Gopal, S., *TVLSI Dec. 2018* 2921-2934

**Datta, K.**, *see* Gharpinde, R., *TVLSI Feb. 2018* 355-366

**Declercq, D.**, *see* Nguyen-Ly, T.T., *TVLSI March 2018* 508-521

**Dehm, S.**, *see* Erozan, A.T., *TVLSI Dec. 2018* 2935-2946

**Deka, J.K.**, *see* Bhownik, B., *TVLSI June 2018* 1026-1039

**Demircan, E.**, *see* Cook, C., *TVLSI May 2018* 969-980

**Deng, J.**, *see* He, Z., *TVLSI June 2018* 1073-1083

**Dengi, A.**, *see* Yang, J., *TVLSI Dec. 2018* 2628-2640

**Dhar, A.S.**, *see* Mula, S., *TVLSI Sept. 2018* 1750-1762

- Diguet, J.**, Onizawa, N., Rizk, M., Sepulveda, J., Baghdadi, A., and Hanyu, T., Networked Power-Gated MRAMs for Memory-Based Computing; *TVLSI Dec. 2018* 2696-2708
- Ding, C.**, *see* Kim, J., *TVLSI July 2018* 1241-1253
- Ding, M.**, Harpe, P., Chen, G., Busze, B., Liu, Y., Bachmann, C., Philips, K., and van Roermund, A., A Hybrid Design Automation Tool for SAR ADCs in IoT; *TVLSI Dec. 2018* 2853-2862
- Do, K.**, *see* Kim, J., *TVLSI Jan. 2018* 37-49
- Doi, R.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Dong, X.**, and Zhang, L., Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC; *TVLSI March 2018* 594-598
- Doppa, J.R.**, *see* Li, X., *TVLSI Oct. 2018* 1895-1907
- Dow, H.**, *see* Huang, I., *TVLSI April 2018* 663-670
- Duan, S.**, *see* Shang, L., *TVLSI Dec. 2018* 2830-2841
- Duan, S.**, Zwolinski, M., and Halak, B., Lifetime Reliability-Aware Digital Synthesis; *TVLSI Nov. 2018* 2205-2216
- Duraisamy, K.**, *see* Li, X., *TVLSI Oct. 2018* 1895-1907
- E**
- Ebrahimi, E.**, *see* Trapani Possignolo, R., *TVLSI Sept. 2018* 1713-1726
- Ebrahimi, F.**, *see* Lee, A., *TVLSI Feb. 2018* 272-279
- Edstrom, J.**, *see* Chen, D., *TVLSI April 2018* 684-696
- Edward, A.**, *see* Liu, Q., *TVLSI April 2018* 756-767
- El-Halwagy, W.**, Mousavi, P., and Hossain, M., A 100-MS/s-5-GS/s, 13-bit Nyquist-Rate Reconfigurable Time-Domain ADC; *TVLSI Oct. 2018* 1967-1979
- El-Mohandes, A.M.**, Shalaby, A., and Sayed, M.S., Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer; *TVLSI Nov. 2018* 2372-2385
- El-Sankary, K.**, *see* Sandhu, T.S., *TVLSI Oct. 2018* 2165-2169
- Eltawil, A.M.**, *see* Yantir, H.E., *TVLSI Sept. 2018* 1659-1670
- Ercsey-Ravasz, M.**, *see* Yin, X., *TVLSI Jan. 2018* 155-167
- Erozan, A.T.**, Marques, G.C., Golombok, M.S., Bishnoi, R., Dehm, S., Aghassi-Hagmann, J., and Tahoori, M.B., Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication; *TVLSI Dec. 2018* 2935-2946
- Eshraghian, J.K.**, Cho, K., Zheng, C., Nam, M., Iu, H.H., Lei, W., and Eshraghian, K., Neuromorphic Vision Hybrid RRAM-CMOS Architecture; *TVLSI Dec. 2018* 2816-2829
- Eshraghian, K.**, *see* Eshraghian, J.K., *TVLSI Dec. 2018* 2816-2829
- F**
- Fahmy, A.**, *see* Liu, J., *TVLSI June 2018* 1126-1138
- Fahmy, H.A.**, *see* Islam, R., *TVLSI Oct. 2018* 2108-2117
- Fahmy, S.A.**, *see* Shreejith, S., *TVLSI June 2018* 1183-1191
- Fahs, B.**, *see* Liu, Z., *TVLSI Aug. 2018* 1565-1574
- Fan, X.**, Wu, D., Cao, W., Luk, W., and Wang, L., Stream Processing Dual-Track CGRA for Object Inference; *TVLSI June 2018* 1098-1111
- Fang, L.**, *see* Zhang, J., *TVLSI Nov. 2018* 2358-2371
- Fang, S.**, *see* Lin, Z., *TVLSI Feb. 2018* 378-391
- Fardad, M.**, Sayedi, S.M., and Yazdian, E., Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals; *TVLSI May 2018* 867-877
- Feng, L.**, *see* Wang, L., *TVLSI July 2018* 1403-1407
- Feng, P.**, *see* Zhang, Z., *TVLSI May 2018* 933-944
- Feng, X.**, *see* Li, J., *TVLSI Sept. 2018* 1671-1684
- Fernandez, F.V.**, *see* Passos, F., *TVLSI Nov. 2018* 2386-2394
- Fey, D.**, *see* Hamdioui, S., *TVLSI Dec. 2018* 2581-2583
- Filanovsky, I.M.**, *see* Shamsadini, S., *TVLSI Oct. 2018* 2073-2084
- Fish, A.**, *see* Levi, I., *TVLSI Jan. 2018* 82-95
- Fish, A.**, *see* Giterman, R., *TVLSI Oct. 2018* 2180-2184
- Flandre, D.**, *see* Gimeno, C., *TVLSI Sept. 2018* 1807-1811
- Fong, W.H.**, *see* Cai, X., *TVLSI Nov. 2018* 2419-2430
- Forte, D.**, *see* Guo, Z., *TVLSI April 2018* 744-755
- Forte, D.J.**, *see* Xu, X., *TVLSI Nov. 2018* 2431-2442
- Fortuna, L.**, *see* Buscarino, A., *TVLSI Dec. 2018* 2947-2954
- Freudenberger, J.**, Rajab, M., and Shavgulidze, S., A Source and Channel Coding Approach for Improving Flash Memory Endurance; *TVLSI May 2018* 981-990
- Friedman, E.G.**, *see* Ciprut, A., *TVLSI April 2018* 711-719
- Fu, C.**, *see* Li, J., *TVLSI Sept. 2018* 1671-1684
- Fu, J.**, *see* Chen, X., *TVLSI July 2018* 1277-1289
- Fu, Z.**, and Pun, K., An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage; *TVLSI Dec. 2018* 2863-2872
- Fujimoto, T.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Fujiwara, H.**, *see* Yabuuchi, M., *TVLSI Nov. 2018* 2335-2344
- G**
- Gagnon, G.**, *see* Thibeault, C., *TVLSI July 2018* 1377-1390
- Gaillardon, P.**, *see* Hamdioui, S., *TVLSI Dec. 2018* 2581-2583
- Gao, G.**, *see* Rozo, L., *TVLSI Jan. 2018* 11-22
- Gao, P.**, *see* Chen, D., *TVLSI April 2018* 684-696
- Gao, Z.**, Jing, Q., Li, Y., Reviriego, P., and Maestro, J.A., An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications; *TVLSI Jan. 2018* 211-215
- Garcia-Ortiz, A.**, *see* Dalloo, A., *TVLSI Aug. 2018* 1595-1599
- Gebregiorgis, A.**, and Tahoori, M.B., Fine-Grained Energy-Constrained Microprocessor Pipeline Design; *TVLSI March 2018* 457-469
- Geng, L.**, *see* Song, Y., *TVLSI Feb. 2018* 416-420
- George, S.**, Li, X., Liao, M.J., Ma, K., Srinivasa, S., Mohan, K., Aziz, A., Sampson, J., Gupta, S.K., and Narayanan, V., Symmetric 2-D-Memory Access to Multidimensional Data; *TVLSI June 2018* 1040-1050
- Ghaffari, F.**, *see* Nguyen-Ly, T.T., *TVLSI March 2018* 508-521
- Ghanaatian, R.**, Balatsoukas-Stimming, A., Muller, T.C., Meidlinger, M., Matz, G., Teman, A., and Burg, A., A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing; *TVLSI Feb. 2018* 329-340
- Gharpinde, R.**, Thangkhiew, P.L., Datta, K., and Sengupta, I., A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar; *TVLSI Feb. 2018* 355-366
- Ghosh, S.**, *see* Govindaraj, R., *TVLSI Dec. 2018* 2661-2670
- Ghosh, S.**, *see* Khan, M.N.I., *TVLSI Aug. 2018* 1508-1517
- Gil-Tomas, D.**, *see* Gracia-Moran, J., *TVLSI Oct. 2018* 2132-2142
- Gil-Vicente, P.J.**, *see* Gracia-Moran, J., *TVLSI Oct. 2018* 2132-2142
- Gimeno, C.**, Bol, D., and Flandre, D., Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits; *TVLSI Sept. 2018* 1807-1811
- Giraud, B.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607
- Giri, D.**, Causapruno, G., and Riente, F., Parallel and Serial Computation in Nanomagnet Logic: An Overview; *TVLSI Aug. 2018* 1427-1437
- Giterman, R.**, Vicentowski, M., Levi, I., Weizman, Y., Keren, O., and Fish, A., Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell; *TVLSI Oct. 2018* 2180-2184
- Glova, A.O.**, *see* Xie, M., *TVLSI Nov. 2018* 2443-2455
- Gnad, D.R.E.**, Oboril, F., Kiamehr, S., and Tahoori, M.B., An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs; *TVLSI Oct. 2018* 1817-1830
- Gogineni, V.C.**, *see* Mula, S., *TVLSI Sept. 2018* 1750-1762
- Golanbari, M.S.**, *see* Erozan, A.T., *TVLSI Dec. 2018* 2935-2946
- Gong, N.**, *see* Chen, X., *TVLSI July 2018* 1277-1289
- Gong, N.**, *see* Chen, D., *TVLSI April 2018* 684-696
- Gong, Y.**, *see* Qian, F., *TVLSI Dec. 2018* 2737-2748
- Gong, Y.**, *see* Chen, D., *TVLSI April 2018* 684-696
- Gonzalez-Carvajal, R.**, *see* Pourashraf, S., *TVLSI Oct. 2018* 2061-2072
- Gopal, S.**, Das, S., Agarwal, P., Ali, S.N., Heo, D., and Pande, P.P., High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC; *TVLSI Dec. 2018* 2921-2934
- Gopal, S.**, *see* Baylon, J., *TVLSI Nov. 2018* 2406-2418
- Gordon-Ross, A.**, *see* Adegbija, T., *TVLSI Jan. 2018* 110-121
- Govindaraj, R.**, Ghosh, S., and Katkoori, S., CSRO-Based Reconfigurable True Random Number Generator Using RRAM; *TVLSI Dec. 2018* 2661-2670
- Gracia-Moran, J.**, Saiz-Adalid, L.J., Gil-Tomas, D., and Gil-Vicente, P.J., Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications; *TVLSI Oct. 2018* 2132-2142
- Grossi, A.**, Vianello, E., Zambelli, C., Royer, P., Noel, J., Giraud, B., Perniola, L., Olivo, P., and Nowak, E., Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM; *TVLSI Dec. 2018* 2599-2607
- Gu, J.**, *see* Kong, S., *TVLSI Dec. 2018* 2648-2660
- Gu, J.**, *see* Chen, Z., *TVLSI Oct. 2018* 2118-2131
- Guin, U.**, Zhou, Z., and Singh, A., Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test; *TVLSI May 2018* 818-830
- Gulak, P.G.**, *see* Milicevic, M., *TVLSI Oct. 2018* 1908-1921

- Guler, A.**, and Jha, N.K., Hybrid Monolithic 3-D IC Floorplanner; *TVLSI Oct. 2018* 1868-1880
- Guo, J.**, Zhu, L., Sun, Y., Cao, H., Huang, H., Wang, T., Qi, C., Zhang, R., Cao, X., Xiao, L., and Mao, Z., Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications; *TVLSI May 2018* 991-994
- Guo, Z.**, Xu, X., Rahman, M.T., Tehranipoor, M.M., and Forte, D., SCARe: An SRAM-Based Countermeasure Against IC Recycling; *TVLSI April 2018* 744-755
- Gupta, S.K.**, *see* Srinivasa, S., *TVLSI April 2018* 671-683
- Gupta, S.K.**, *see* George, S., *TVLSI June 2018* 1040-1050
- Guthaus, M.R.**, *see* Islam, R., *TVLSI Oct. 2018* 2108-2117
- Guzman, M.**, *see* Liu, J., *TVLSI June 2018* 1126-1138
- Gwee, B.**, *see* Ho, W., *TVLSI Jan. 2018* 196-200

**H**

- Hajkazemi, M.H.**, *see* Khavari Tavana, M., *TVLSI Feb. 2018* 249-261
- Halak, B.**, *see* Duan, S., *TVLSI Nov. 2018* 2205-2216
- Halawani, Y.**, Mohammad, B., Al-Qutayri, M., and Al-Sarawi, S.F., Memristor-Based Hardware Accelerator for Image Compression; *TVLSI Dec. 2018* 2749-2758
- Halawani, Y.**, Abu Lebdeh, M., Mohammad, B., Al-Qutayri, M., and Al-Sarawi, S.F., Stateful Memristor-Based Search Architecture; *TVLSI Dec. 2018* 2773-2780
- Hamdioui, S.**, Gaillardon, P., Fey, D., and Simunic Rosing, T., Guest Editorial Memristive-Device-Based Computing; *TVLSI Dec. 2018* 2581-2583
- Hameed, F.**, Khan, A.A., and Castrillon, J., Performance and Energy-Efficient Design of STT-RAM Last-Level Cache; *TVLSI June 2018* 1059-1072
- Hampel, S.**, *see* Martev, D., *TVLSI Nov. 2018* 2395-2405
- Han, J.**, *see* Liu, S., *TVLSI July 2018* 1326-1339
- Han, J.**, *see* Mrazek, V., *TVLSI Nov. 2018* 2572-2576
- Han, S.**, *see* Hong, J., *TVLSI Sept. 2018* 1802-1806
- Hanyu, T.**, *see* Diguet, J., *TVLSI Dec. 2018* 2696-2708
- Harpe, P.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862
- Hasanuzzaman, M.**, Motlagh, B.G., Mounaim, F., Hassan, A., Raut, R., and Sawan, M., Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator; *TVLSI May 2018* 878-891
- Hashemipour, O.**, *see* Akbari, M., *TVLSI Sept. 2018* 1812-1816
- Hashimoto, M.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Hashimoto, M.**, *see* Masuda, Y., *TVLSI Nov. 2018* 2217-2229
- Hasler, J.**, *see* Shah, S., *TVLSI March 2018* 604-607
- Hassan, A.**, *see* Hasanuzzaman, M., *TVLSI May 2018* 878-891
- Hassan, A.**, Savaria, Y., and Sawan, M., Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review; *TVLSI Oct. 2018* 2085-2098
- Hayakawa, D.**, *see* Ohhata, K., *TVLSI Sept. 2018* 1777-1787
- He, Z.**, Wan, M., Deng, J., Bai, C., and Dai, K., A Reliable Strong PUF Based on Switched-Capacitor Circuit; *TVLSI June 2018* 1073-1083
- Hella, M.M.**, *see* Liu, Z., *TVLSI Aug. 2018* 1565-1574
- Heng, C.**, *see* Mao, W., *TVLSI May 2018* 995-999
- Heng, C.**, *see* Ali, K., *TVLSI April 2018* 630-638
- Heo, D.**, *see* Gopal, S., *TVLSI Dec. 2018* 2921-2934
- Heo, D.**, *see* Baylon, J., *TVLSI Nov. 2018* 2406-2418
- Heo, D.**, *see* Agarwal, P., *TVLSI April 2018* 653-662
- Hierlemann, A.**, *see* Tao, Y., *TVLSI Oct. 2018* 2185-2189
- Higashi, T.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Higman, J.M.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503
- Ho, W.**, Chong, K., Ne, K.Z.L., Gwee, B., and Chang, J.S., Asynchronous Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design; *TVLSI Jan. 2018* 196-200
- Holcomb, D.E.**, *see* Xu, X., *TVLSI Nov. 2018* 2431-2442
- Homayoun, H.**, *see* Malik, M., *TVLSI Jan. 2018* 63-72
- Homayoun, H.**, *see* Kulkarni, A., *TVLSI Jan. 2018* 96-109
- Homayoun, H.**, *see* Khavari Tavana, M., *TVLSI Feb. 2018* 249-261
- Homayoun, H.**, *see* Neshatpour, K., *TVLSI April 2018* 778-791
- Hong, J.**, Han, S., Park, Y.M., and Chung, E., ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices; *TVLSI Sept. 2018* 1802-1806
- Hopkins, J.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503
- Hossain, M.**, *see* El-Halwagy, W., *TVLSI Oct. 2018* 1967-1979
- Hosseinzadeh Namin, P.**, Roma, C., Muscedere, R., and Ahmadi, M., Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic; *TVLSI Nov. 2018* 2542-2552

- Hotate, J.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Hsieh, J.**, and Wang, H., VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems; *TVLSI Feb. 2018* 262-271
- Hsieh, Y.**, *see* Tsai, Y., *TVLSI May 2018* 945-957
- Hsu, K.**, Chen, Y., Lee, Y., and Chang, S., Contactless Testing for Prebond Interposers; *TVLSI June 2018* 1005-1014
- Hsu, Y.**, *see* Liu, Z., *TVLSI Aug. 2018* 1565-1574
- Hu, J.**, *see* Wang, Y., *TVLSI May 2018* 805-817
- Hu, J.**, *see* Li, Y., *TVLSI Aug. 2018* 1585-1589
- Hu, J.**, *see* Li, J., *TVLSI Sept. 2018* 1671-1684
- Hu, J.**, *see* Xie, M., *TVLSI Nov. 2018* 2443-2455
- Hu, J.**, *see* Xu, W., *TVLSI June 2018* 1112-1125
- Hu, X.S.**, *see* Yin, X., *TVLSI Jan. 2018* 155-167
- Huan, Y.**, *see* Liu, L., *TVLSI Oct. 2018* 2143-2154
- Huang, C.**, *see* Liu, J., *TVLSI April 2018* 621-629
- Huang, G.**, *see* Qian, F., *TVLSI Dec. 2018* 2737-2748
- Huang, H.**, *see* Guo, J., *TVLSI May 2018* 991-994
- Huang, I.**, Lai, C., Yang, Y., Dow, H., and Chen, H., A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory; *TVLSI April 2018* 663-670
- Huang, M.**, *see* Lee, Y., *TVLSI Nov. 2018* 2553-2566
- Huang, P.**, Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors; *TVLSI Oct. 2018* 2155-2159
- Huang, T.**, *see* Shang, L., *TVLSI Dec. 2018* 2830-2841
- Huang, X.**, *see* Cai, X., *TVLSI Nov. 2018* 2419-2430
- Hwang, K.C.**, *see* Lee, D., *TVLSI June 2018* 1151-1158
- Hwang, Y.**, Chen, J., Shih, R., and Ku, Y., A 2- $\mu$ s Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks; *TVLSI Jan. 2018* 216-220
- Hwang, Y.**, *see* Chen, J., *TVLSI May 2018* 903-911

**I**

- Ielmini, D.**, *see* Milo, V., *TVLSI Dec. 2018* 2806-2815
- Ikeda, M.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Imagawa, T.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Imayanagida, K.**, *see* Ohhata, K., *TVLSI Sept. 2018* 1777-1787
- Inanlou, R.**, *see* Safrapour, M., *TVLSI Aug. 2018* 1590-1594
- Isgenc, M.M.**, *see* Pagliarini, S.N., *TVLSI Sept. 2018* 1627-1636
- Islam, R.**, Fahmy, H.A., Lin, P.Y., and Guthaus, M.R., DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis; *TVLSI Oct. 2018* 2108-2117
- Iu, H.H.**, *see* Eshraghian, J.K., *TVLSI Dec. 2018* 2816-2829
- Iwasaki, H.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Iyengar, A.S.**, *see* Khan, M.N.I., *TVLSI Aug. 2018* 1508-1517

**J**

- Jafari, A.**, *see* Kulkarni, A., *TVLSI Jan. 2018* 96-109
- Jain, S.**, Ranjan, A., Roy, K., and Raghunathan, A., Computing in Memory With Spin-Transfer Torque Magnetic RAM; *TVLSI March 2018* 470-483
- Jaiswal, A.**, *see* Raha, A., *TVLSI Feb. 2018* 294-307
- Jayakumar, H.**, *see* Raha, A., *TVLSI Feb. 2018* 294-307
- Jeong, H.**, Oh, T.W., Song, S.C., and Jung, S., Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation; *TVLSI April 2018* 609-620
- Jha, N.K.**, *see* Guler, A., *TVLSI Oct. 2018* 1868-1880
- Ji, Y.**, Kim, B., Park, H., and Sim, J., A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation; *TVLSI Nov. 2018* 2310-2321
- Jiang, H.**, *see* Mrazek, V., *TVLSI Nov. 2018* 2572-2576
- Jie, H.**, *see* Li, Y., *TVLSI Aug. 2018* 1585-1589
- Jin, J.**, Kim, S., Jin, X., Kim, S., and Chun, J., A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique; *TVLSI March 2018* 522-530
- Jin, X.**, *see* Jin, J., *TVLSI March 2018* 522-530
- Jin, Y.**, *see* Liu, L., *TVLSI Oct. 2018* 2143-2154
- Jindal, N.**, Panda, P.R., and Sarangi, S.R., Reusing Trace Buffers as Victim Caches; *TVLSI Sept. 2018* 1699-1712
- Jing, Q.**, *see* Gao, Z., *TVLSI Jan. 2018* 211-215
- Jo, Y.**, Kim, H., and Cho, S., A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation; *TVLSI Oct. 2018* 2170-2174

- Jones, A.K.**, *see* Kline, D., *TVLSI Aug. 2018* 1531-1544  
**Jones, A.K.**, *see* Zhang, J., *TVLSI Nov. 2018* 2358-2371  
**Joshi, R.V.**, *see* Malik, M., *TVLSI Jan. 2018* 63-72  
**Juanda**, Shu, W., and Chang, J.S., A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme; *TVLSI Nov. 2018* 2299-2309  
**Jung, D.**, Ryu, K., Park, J., and Jung, S., All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate; *TVLSI June 2018* 1015-1025  
**Jung, S.**, *see* Jeong, H., *TVLSI April 2018* 609-620  
**Jung, S.**, *see* Jung, D., *TVLSI June 2018* 1015-1025  
**Juracy, L.R.**, Moreira, M.T., Kuentzer, F.A., and Amory, A.M., A Dft Insertion Methodology to Scannable Q-Flop Elements; *TVLSI Aug. 2018* 1609-1612

**K**

- Kadiyala, D.K.**, *see* Clark, L.T., *TVLSI Oct. 2018* 2027-2037  
**Kamal, M.**, *see* Pashaifar, M., *TVLSI Nov. 2018* 2530-2541  
**Kamhoua, C.A.**, *see* Schulze, T.E., *TVLSI Oct. 2018* 2007-2015  
**Kan, J.**, *see* Xue, L., *TVLSI March 2018* 484-495  
**Kang, B.**, *see* Kim, J., *TVLSI May 2018* 855-866  
**Kang, S.**, *see* Kim, D., *TVLSI Jan. 2018* 206-210  
**Kang, S.**, *see* Kim, K., *TVLSI Dec. 2018* 2591-2598  
**Kang, S.H.**, *see* Xue, L., *TVLSI March 2018* 484-495  
**Kanj, R.**, *see* Malik, M., *TVLSI Jan. 2018* 63-72  
**Kapoor, H.K.**, *see* Agarwal, S., *TVLSI Oct. 2018* 1881-1894  
**Karimian, N.**, *see* Tehranipoor, F., *TVLSI June 2018* 1084-1097  
**Katkori, S.**, *see* Govindaraj, R., *TVLSI Dec. 2018* 2661-2670  
**Kaushik, B.K.**, *see* Kulkarni, A., *TVLSI Aug. 2018* 1461-1470  
**Kavungal Davis, A.**, *see* Torun, H.M., *TVLSI April 2018* 792-802  
**Kawashima, K.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938  
**Keren, O.**, *see* Levi, I., *TVLSI Jan. 2018* 82-95  
**Keren, O.**, *see* Giterman, R., *TVLSI Oct. 2018* 2180-2184  
**Keshavarz, S.**, *see* Xu, X., *TVLSI Nov. 2018* 2431-2442  
**Khajeh, A.**, *see* Neshatpour, K., *TVLSI April 2018* 778-791  
**Khan, A.A.**, *see* Hameed, F., *TVLSI June 2018* 1059-1072  
**Khan, M.N.I.**, Iyengar, A.S., and Ghosh, S., Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STT-RAM; *TVLSI Aug. 2018* 1508-1517  
**Khavari Tavana, M.**, Hajkazemi, M.H., Pathak, D., Savidis, I., and Homayoun, H., ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling; *TVLSI Feb. 2018* 249-261  
**Khorami, A.**, and Sharifkhani, M., A Low-Power High-Speed Comparator for Precise Applications; *TVLSI Oct. 2018* 2038-2049  
**Kiamehr, S.**, *see* Gnad, D.R.E., *TVLSI Oct. 2018* 1817-1830  
**Kim, B.**, *see* Kim, K., *TVLSI Dec. 2018* 2591-2598  
**Kim, B.**, *see* Ji, Y., *TVLSI Nov. 2018* 2310-2321  
**Kim, D.**, Lee, H., and Kang, S., An Area-Efficient BIRA With 1-D Spare Segments; *TVLSI Jan. 2018* 206-210  
**Kim, D.**, *see* Kung, J., *TVLSI May 2018* 841-854  
**Kim, D.**, *see* Yang, T., *TVLSI Nov. 2018* 2241-2253  
**Kim, D.**, *see* Lee, D., *TVLSI June 2018* 1151-1158  
**Kim, H.**, *see* Jo, Y., *TVLSI Oct. 2018* 2170-2174  
**Kim, J.**, Choi, K., Kim, Y., Kim, W., Do, K., and Choi, J., Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation; *TVLSI Jan. 2018* 37-49  
**Kim, J.**, Shin, D., Cho, N.I., Kang, B., and Chang, N., Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells; *TVLSI May 2018* 855-866  
**Kim, J.**, Baek, D., Ding, C., Lin, S., Shin, D., Lin, X., Wang, Y., Cho, Y.H., Park, S.H., and Chang, N., Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations; *TVLSI July 2018* 1241-1253  
**Kim, J.**, *see* Agarwal, P., *TVLSI April 2018* 653-662  
**Kim, K.**, Kang, S., Sim, J., Park, H., and Kim, B., A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization; *TVLSI Dec. 2018* 2591-2598  
**Kim, S.**, *see* Park, Y., *TVLSI Jan. 2018* 122-132  
**Kim, S.**, *see* Park, Y., *TVLSI Jan. 2018* 122-132  
**Kim, S.**, Na, S., and Yang, Y., A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation; *TVLSI Oct. 2018* 1999-2006  
**Kim, S.**, *see* Kim, S., *TVLSI Oct. 2018* 1999-2006  
**Kim, S.**, *see* Jin, J., *TVLSI March 2018* 522-530  
**Kim, S.**, *see* Jin, J., *TVLSI March 2018* 522-530  
**Kim, S.**, *see* Lee, D., *TVLSI June 2018* 1151-1158  
**Kim, T.**, *see* Peng, S., *TVLSI Feb. 2018* 239-248  
**Kim, T.**, *see* Wang, S., *TVLSI March 2018* 531-543  
**Kim, T.**, *see* Liu, J., *TVLSI June 2018* 1126-1138  
**Kim, W.**, *see* Kim, J., *TVLSI Jan. 2018* 37-49  
**Kim, Y.**, *see* Kim, J., *TVLSI Jan. 2018* 37-49  
**Kinget, P.R.**, *see* Yang, T., *TVLSI Nov. 2018* 2241-2253  
**Kishimoto, T.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736  
**Kline, D.**, Xu, H., Melhem, R., and Jones, A.K., Racetrack Queues for Extremely Low-Energy FIFOs; *TVLSI Aug. 2018* 1531-1544  
**Kline, D.**, *see* Zhang, J., *TVLSI Nov. 2018* 2358-2371  
**Ko, S.**, *see* Venkatachalam, S., *TVLSI Aug. 2018* 1604-1608  
**Kong, S.**, Zhou, H., and Gu, J., Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design; *TVLSI Dec. 2018* 2648-2660  
**Kose, S.**, *see* Azhar, M.J., *TVLSI Sept. 2018* 1647-1658  
**Ku, Y.**, *see* Hwang, Y., *TVLSI Jan. 2018* 216-220  
**Ku, Y.**, *see* Chen, J., *TVLSI May 2018* 903-911  
**Kuan, C.**, *see* Lin, Z., *TVLSI Feb. 2018* 378-391  
**Kuentzer, F.A.**, *see* Juracy, L.R., *TVLSI Aug. 2018* 1609-1612  
**Kuhn, J.M.**, *see* Okuhara, H., *TVLSI July 2018* 1254-1267  
**Kulkarni, A.**, Page, A., Attaran, N., Jafari, A., Malik, M., Homayoun, H., and Mohsenin, T., An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications; *TVLSI Jan. 2018* 96-109  
**Kulkarni, A.**, Prajapati, S., and Kaushik, B.K., Transmission Coefficient Matrix Modeling of Spin-Torque-Based *n*-Qubit Architecture; *TVLSI Aug. 2018* 1461-1470  
**Kulkarni, A.**, *see* Abtahi, T., *TVLSI Sept. 2018* 1737-1749  
**Kung, J.**, Kim, D., and Mukhopadhyay, S., Adaptive Precision Cellular Nonlinear Network; *TVLSI May 2018* 841-854  
**Kuo, T.**, *see* Tsao, C., *TVLSI Aug. 2018* 1518-1530  
**Kurdahi, F.J.**, *see* Yantir, H.E., *TVLSI Sept. 2018* 1659-1670  
**Kwiat, K.A.**, *see* Schulze, T.E., *TVLSI Oct. 2018* 2007-2015

**L**

- Lagus, M.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503  
**Lai, C.**, *see* Huang, I., *TVLSI April 2018* 663-670  
**Lam, B.**, *see* Lee, A., *TVLSI Feb. 2018* 272-279  
**Lam, S.**, *see* Prakash, A., *TVLSI March 2018* 445-456  
**Landwehr, A.M.**, *see* Rozo, L., *TVLSI Jan. 2018* 11-22  
**Law, Y.K.**, *see* Lin, I., *TVLSI Jan. 2018* 50-62  
**Le, K.**, *see* Nguyen-Ly, T.T., *TVLSI March 2018* 508-521  
**Lee, A.**, Lee, H., Ebrahimi, F., Lam, B., Chen, W., Chang, M., Amiri, P.K., and Wang, K., A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories; *TVLSI Feb. 2018* 272-279  
**Lee, D.**, Kim, S., Kim, D., Pu, Y., Yoo, S., Lee, M., Hwang, K.C., Yang, Y., and Lee, K., A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction; *TVLSI June 2018* 1151-1158  
**Lee, H.**, *see* Kim, D., *TVLSI Jan. 2018* 206-210  
**Lee, H.**, *see* Lee, A., *TVLSI Feb. 2018* 272-279  
**Lee, H.**, *see* Pham Thi, H., *TVLSI March 2018* 496-507  
**Lee, J.**, *see* Van Toan, N., *TVLSI Sept. 2018* 1685-1698  
**Lee, K.**, *see* Wu, C., *TVLSI Nov. 2018* 2254-2267  
**Lee, K.**, *see* Lee, D., *TVLSI June 2018* 1151-1158  
**Lee, M.**, *see* Lee, D., *TVLSI June 2018* 1151-1158  
**Lee, P.**, *see* Liu, J., *TVLSI April 2018* 621-629  
**Lee, W.**, Achar, R., and Naklha, M.S., Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation; *TVLSI Nov. 2018* 2518-2529  
**Lee, W.**, *see* Cai, X., *TVLSI Nov. 2018* 2419-2430  
**Lee, Y.**, and Huang, M., Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine; *TVLSI Nov. 2018* 2553-2566  
**Lee, Y.**, *see* Hsu, K., *TVLSI June 2018* 1005-1014  
**Lei, W.**, *see* Eshraghian, J.K., *TVLSI Dec. 2018* 2816-2829  
**Lei, Y.**, Chen, H., Li, X., Li, X., Wang, Q., Zhang, Q., Miao, J., and Song, Z., A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM; *TVLSI July 2018* 1268-1276  
**Lei, Y.**, *see* Chen, X., *TVLSI Oct. 2018* 1953-1966  
**Leon, V.**, Zervakis, G., Soudris, D., and Pekmestzi, K., Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers; *TVLSI March 2018* 421-430  
**Levi, I.**, Fish, A., and Keren, O., Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information; *TVLSI Jan. 2018* 82-95

+ Check author entry for co-authors

- Levi, I.**, *see* Giterman, R., *TVLSI Oct. 2018* 2180-2184
- Li, C.**, and Wu, W., A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation; *TVLSI July 2018* 1391-1402
- Li, F.**, *see* Ali, K., *TVLSI April 2018* 630-638
- Li, G.**, *see* Wang, Y., *TVLSI May 2018* 805-817
- Li, G.**, *see* Wang, L., *TVLSI Oct. 2018* 2190-2194
- Li, H.**, *see* Li, J., *TVLSI Sept. 2018* 1671-1684
- Li, H.**, *see* Shao, C., *TVLSI April 2018* 768-777
- Li, H.**, *see* Shen, H., *TVLSI April 2018* 720-732
- Li, J.**, Reviriego, P., Xiao, L., and Argyrides, C., Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction; *TVLSI Feb. 2018* 221-229
- Li, J.**, *see* Li, J., *TVLSI Feb. 2018* 221-229
- Li, J.**, *see* Liu, Q., *TVLSI Aug. 2018* 1575-1579
- Li, J.**, Liu, Y., Li, H., Yuan, Z., Fu, C., Yue, J., Feng, X., Xue, C.J., Hu, J., and Yang, H., PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors; *TVLSI Sept. 2018* 1671-1684
- Li, J.**, *see* Luo, J., *TVLSI Oct. 2018* 1980-1988
- Li, J.**, *see* Yang, T., *TVLSI Nov. 2018* 2241-2253
- Li, K.**, *see* Marino, M.D., *TVLSI April 2018* 697-710
- Li, N.**, *see* Ma, S., *TVLSI Aug. 2018* 1554-1564
- Li, P.**, *see* Zhan, X., *TVLSI Aug. 2018* 1580-1584
- Li, S.**, *see* Wang, X., *TVLSI Dec. 2018* 2641-2647
- Li, S.**, *see* Xie, M., *TVLSI Nov. 2018* 2443-2455
- Li, T.**, *see* Malik, M., *TVLSI Jan. 2018* 63-72
- Li, X.**, *see* Lei, Y., *TVLSI July 2018* 1268-1276
- Li, X.**, *see* Lei, Y., *TVLSI July 2018* 1268-1276
- Li, X.**, Duraisamy, K., Bogdan, P., Doppa, J.R., and Pande, P.P., Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications; *TVLSI Oct. 2018* 1895-1907
- Li, X.**, Yu, B., Ou, J., Chen, J., Pan, D.Z., and Zhu, W., Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP; *TVLSI Nov. 2018* 2504-2517
- Li, X.**, *see* Srinivasa, S., *TVLSI April 2018* 671-683
- Li, X.**, *see* Shen, H., *TVLSI April 2018* 720-732
- Li, X.**, *see* George, S., *TVLSI June 2018* 1040-1050
- Li, Y.**, *see* Gao, Z., *TVLSI Jan. 2018* 211-215
- Li, Y.**, *see* Yu, H., *TVLSI May 2018* 912-923
- Li, Y.**, *see* Mao, W., *TVLSI May 2018* 995-999
- Li, Y.**, Jie, H., Hu, J., Yang, F., Zeng, X., Cockburn, B., and Chen, J., Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy; *TVLSI Aug. 2018* 1585-1589
- Li, Y.**, *see* Li, Y., *TVLSI Aug. 2018* 1585-1589
- Lian, Y.**, *see* Mao, W., *TVLSI May 2018* 995-999
- Lian, Y.**, *see* Wang, L., *TVLSI July 2018* 1403-1407
- Liao, M.J.**, *see* George, S., *TVLSI June 2018* 1040-1050
- Liao, T.**, *see* Yu, H., *TVLSI May 2018* 912-923
- Lilja, D.J.**, *see* Najafi, M.H., *TVLSI Aug. 2018* 1471-1480
- Lin, C.**, *see* Wang, H., *TVLSI Dec. 2018* 2842-2852
- Lin, C.**, Cho, S., and Chang, S., An Adaptive Mechanism for Designing Efficient Snoop Filters; *TVLSI July 2018* 1233-1240
- Lin, F.**, *see* Ying, Y., *TVLSI June 2018* 1171-1182
- Lin, I.**, Law, Y.K., and Xie, Y., Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes; *TVLSI Jan. 2018* 50-62
- Lin, J.**, *see* Wang, Y., *TVLSI Feb. 2018* 280-293
- Lin, P.Y.**, *see* Islam, R., *TVLSI Oct. 2018* 2108-2117
- Lin, S.**, *see* Kim, J., *TVLSI July 2018* 1241-1253
- Lin, S.**, *see* Wu, C., *TVLSI Nov. 2018* 2254-2267
- Lin, X.**, *see* Kim, J., *TVLSI July 2018* 1241-1253
- Lin, Z.**, Fang, S., Chang, Y., Rao, W., and Kuan, C., Provably Good Max-Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication; *TVLSI Feb. 2018* 378-391
- Lin, Z.**, *see* Peng, C., *TVLSI March 2018* 584-588
- Liu, J.**, *see* Zhang, Z., *TVLSI May 2018* 933-944
- Liu, J.**, *see* Liu, Q., *TVLSI Aug. 2018* 1575-1579
- Liu, J.**, Huang, C., and Lee, P., A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution; *TVLSI April 2018* 621-629
- Liu, J.**, Park, B., Guzman, M., Fahmy, A., Kim, T., and Maghari, N., A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells; *TVLSI June 2018* 1126-1138
- Liu, L.**, *see* Zhang, Z., *TVLSI May 2018* 933-944
- Liu, L.**, *see* Xu, D., *TVLSI Aug. 2018* 1545-1553
- Liu, L.**, Jin, Y., Liu, Y., Ma, N., Huan, Y., Zou, Z., and Zheng, L., A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing; *TVLSI Oct. 2018* 2143-2154
- Liu, L.**, *see* Yin, S., *TVLSI Nov. 2018* 2345-2357
- Liu, Q.**, Liu, J., Sang, R., Li, J., Zhang, T., and Zhang, Q., Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method; *TVLSI Aug. 2018* 1575-1579
- Liu, Q.**, Edward, A., Zhou, D., and Silva-Martinez, J., A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS; *TVLSI April 2018* 756-767
- Liu, S.**, Lyu, N., and Wang, H., The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection; *TVLSI Feb. 2018* 319-328
- Liu, S.**, and Han, J., Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences; *TVLSI July 2018* 1326-1339
- Liu, T.**, *see* Xu, D., *TVLSI Aug. 2018* 1545-1553
- Liu, T.**, *see* Yang, K., *TVLSI Nov. 2018* 2470-2482
- Liu, Y.**, Zhan, C., and Wang, L., An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs; *TVLSI Jan. 2018* 201-205
- Liu, Y.**, Xie, Y., Bao, C., and Srivastava, A., A Combined Optimization-Theoretic and Side-Channel Approach for Attacking Strong Physical Unclonable Functions; *TVLSI Jan. 2018* 73-81
- Liu, Y.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862
- Liu, Y.**, *see* Li, J., *TVLSI Sept. 2018* 1671-1684
- Liu, Y.**, *see* Liu, L., *TVLSI Oct. 2018* 2143-2154
- Liu, Y.**, *see* Wang, L., *TVLSI Oct. 2018* 2190-2194
- Liu, Y.**, *see* Luo, J., *TVLSI Oct. 2018* 1980-1988
- Liu, Z.**, Hsu, Y., Fahs, B., and Hella, M.M., An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications; *TVLSI Aug. 2018* 1565-1574
- Lombardi, F.**, *see* Namba, K., *TVLSI Feb. 2018* 230-238
- Long, Y.**, Na, T., and Mukhopadhyay, S., ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration; *TVLSI Dec. 2018* 2781-2794
- Lopez-Martin, A.J.**, *see* Pourashraf, S., *TVLSI Oct. 2018* 2061-2072
- Low, Q.W.**, Zhou, M., and Siek, L., A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application; *TVLSI May 2018* 892-902
- Lu, L.**, *see* Tsai, Y., *TVLSI May 2018* 945-957
- Lu, T.**, *see* Yin, S., *TVLSI Nov. 2018* 2345-2357
- Lu, W.**, *see* Peng, C., *TVLSI March 2018* 584-588
- Lu, Z.**, *see* Chen, X., *TVLSI Oct. 2018* 1953-1966
- Lua, S.Y.H.**, *see* Ali, K., *TVLSI April 2018* 630-638
- Luk, W.**, *see* Zhang, Y., *TVLSI Sept. 2018* 1613-1626
- Luk, W.**, *see* Fan, X., *TVLSI June 2018* 1098-1111
- Luo, A.**, An, F., Zhang, X., Chen, L., and Mattausch, H.J., Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS; *TVLSI March 2018* 431-444
- Luo, J.**, Li, J., Ning, N., Liu, Y., and Yu, Q., A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS; *TVLSI Oct. 2018* 1980-1988
- Lupo, N.**, Bonizzoni, E., Perez, E., Wenger, C., and Maloberti, F., A Voltage-Time Model for Memristive Devices; *TVLSI Aug. 2018* 1452-1460
- Lyu, N.**, *see* Liu, S., *TVLSI Feb. 2018* 319-328
- Lyu, W.**, *see* Zhang, Y., *TVLSI Sept. 2018* 1613-1626

**M**

- Ma, K.**, *see* George, S., *TVLSI June 2018* 1040-1050
- Ma, N.**, *see* Liu, L., *TVLSI Oct. 2018* 2143-2154
- Ma, S.**, Li, N., and Ren, J., A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I/Q Mismatch Calibration in 65-nm CMOS; *TVLSI Aug. 2018* 1554-1564
- Ma, Y.**, Cao, Y., Vrudhula, S., and Seo, J., Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA; *TVLSI July 2018* 1354-1367
- Macii, E.**, *see* Shin, D., *TVLSI June 2018* 1159-1170
- Madhavan, A.**, Sherwood, T., and Strukov, D.B., High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing; *TVLSI Dec. 2018* 2759-2772
- Madhukumar, A.S.**, *see* Pham, T.H., *TVLSI May 2018* 924-932
- Maestro, J.A.**, *see* Gao, Z., *TVLSI Jan. 2018* 211-215
- Maghari, N.**, *see* Liu, J., *TVLSI June 2018* 1126-1138
- Mahani, A.**, *see* Zandevakili, H., *TVLSI Nov. 2018* 2268-2278
- Malik, M.**, Joshi, R.V., Kanj, R., Sun, S., Homayoun, H., and Li, T., Sparse Regression Driven Mixture Importance Sampling for Memory Design; *TVLSI Jan. 2018* 63-72

- Malik, M.**, *see* Kulkarni, A., *TVLSI Jan. 2018* 96-109  
**Malik, R.**, *see* Tripathi, J.N., *TVLSI Feb. 2018* 367-377  
**Maloberti, F.**, *see* Lupo, N., *TVLSI Aug. 2018* 1452-1460  
**Manich, S.**, *see* Weiner, M., *TVLSI Feb. 2018* 392-403  
**Mao, M.**, Yu, S., and Chakrabarti, C., Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System; *TVLSI July 2018* 1290-1300  
**Mao, W.**, Li, Y., Heng, C., and Lian, Y., High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure; *TVLSI May 2018* 995-999  
**Mao, Z.**, *see* Guo, J., *TVLSI May 2018* 991-994  
**Marek-Sadowska, M.**, *see* Yang, P., *TVLSI July 2018* 1209-1222  
**Marella, S.K.**, and Sapatnekar, S.S., Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs; *TVLSI Dec. 2018* 2907-2920  
**Marino, M.D.**, Architectural Impacts of RFlop: RF to Address I/O Pad and Memory Controller Scalability; *TVLSI Aug. 2018* 1494-1507  
**Marino, M.D.**, and Li, K., RAMON: Region-Aware Memory Controller; *TVLSI April 2018* 697-710  
**Marques, G.C.**, *see* Erozan, A.T., *TVLSI Dec. 2018* 2935-2946  
**Martev, D.**, Hampel, S., and Schlichtmann, U., Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits; *TVLSI Nov. 2018* 2395-2405  
**Martins, M.G.A.**, *see* Pagliarini, S.N., *TVLSI Sept. 2018* 1627-1636  
**Martins, R.P.**, *see* Song, Y., *TVLSI Feb. 2018* 416-420  
**Martins, R.P.**, *see* Wang, G.C., *TVLSI Nov. 2018* 2279-2289  
**Masuda, Y.**, Onoye, T., and Hashimoto, M., Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving; *TVLSI Nov. 2018* 2217-2229  
**Mathew, L.K.**, *see* Shreejith, S., *TVLSI June 2018* 1183-1191  
**Mattausch, H.J.**, *see* Luo, A., *TVLSI March 2018* 431-444  
**Matz, G.**, *see* Ghanaatian, R., *TVLSI Feb. 2018* 329-340  
**McCourt, M.E.**, *see* Chen, D., *TVLSI April 2018* 684-696  
**Medapuram, S.B.**, *see* Clark, L.T., *TVLSI Oct. 2018* 2027-2037  
**Meeus, W.**, and Stroobandt, D., Data Reuse Buffer Synthesis Using the Polyhedral Model; *TVLSI July 2018* 1340-1353  
**Meidlinger, M.**, *see* Ghanaatian, R., *TVLSI Feb. 2018* 329-340  
**Melhem, R.**, *see* Kline, D., *TVLSI Aug. 2018* 1531-1544  
**Melhem, R.**, *see* Zhang, J., *TVLSI Nov. 2018* 2358-2371  
**Merrikh-Bayat, F.**, *see* Nourazar, M., *TVLSI Dec. 2018* 2684-2695  
**Mewhirter, R.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503  
**Miao, J.**, *see* Lei, Y., *TVLSI July 2018* 1268-1276  
**Milicevic, M.**, and Gulak, P.G., A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS; *TVLSI Oct. 2018* 1908-1921  
**Milo, V.**, Pedretti, G., Carboni, R., Calderoni, A., Ramaswamy, N., Ambrogio, S., and Ielmini, D., A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP); *TVLSI Dec. 2018* 2806-2815  
**Milor, L.**, *see* Yang, K., *TVLSI Nov. 2018* 2470-2482  
**Mincey, J.S.**, Su, E.C., Silva-Martinez, J., and Rodenbeck, C.T., A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications; *TVLSI June 2018* 1192-1203  
**Minh Tung, D.**, *see* Van Toan, N., *TVLSI Sept. 2018* 1685-1698  
**Mirabbasi, S.**, *see* Baylon, J., *TVLSI Nov. 2018* 2406-2418  
**Mirajkar, P.**, Chand, J., Aniruddhan, S., and Theertham, S., Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design; *TVLSI March 2018* 589-593  
**Miryala, M.**, *see* Rupesh, Y.K., *TVLSI Dec. 2018* 2709-2722  
**Mirzaie, N.**, Alzahmi, A., Shamsi, H., and Byun, G., Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic; *TVLSI Dec. 2018* 2619-2627  
**Mitra, J.**, and Nayak, T.K., An FPGA-Based Phase Measurement System; *TVLSI Jan. 2018* 133-142  
**Mitsuyama, Y.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736  
**Moiez, K.**, *see* Shamsadini, S., *TVLSI Oct. 2018* 2073-2084  
**Mohammad, B.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2749-2758  
**Mohammad, B.**, *see* Halawani, Y., *TVLSI Dec. 2018* 2773-2780  
**Mohammadi, K.**, *see* Shamsi, J., *TVLSI Dec. 2018* 2795-2805  
**Mohan, K.**, *see* George, S., *TVLSI June 2018* 1040-1050  
**Mohsenin, T.**, *see* Kulkarni, A., *TVLSI Jan. 2018* 96-109  
**Mohsenin, T.**, *see* Abtahi, T., *TVLSI Sept. 2018* 1737-1749  
**Molavi, R.**, *see* Baylon, J., *TVLSI Nov. 2018* 2406-2418  
**Monsurro, P.**, *see* Bellizzi, D., *TVLSI July 2018* 1368-1376  
**Moradi, F.**, *see* Akbari, M., *TVLSI Sept. 2018* 1812-1816  
**Moradi, F.**, *see* Bagheriye, L., *TVLSI June 2018* 1051-1058  
**Moreira, M.T.**, *see* Juracy, L.R., *TVLSI Aug. 2018* 1609-1612
- Motlagh, B.G.**, *see* Hasanuzzaman, M., *TVLSI May 2018* 878-891  
**Mounaim, F.**, *see* Hasanuzzaman, M., *TVLSI May 2018* 878-891  
**Mousavi, P.**, *see* Shamsadini, S., *TVLSI Oct. 2018* 2073-2084  
**Mousavi, P.**, *see* El-Halwagy, W., *TVLSI Oct. 2018* 1967-1979  
**Mrazek, V.**, Vasicek, Z., Sekanina, L., Jiang, H., and Han, J., Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error; *TVLSI Nov. 2018* 2572-2576  
**Mukhopadhyay, S.**, *see* Long, Y., *TVLSI Dec. 2018* 2781-2794  
**Mukhopadhyay, S.**, *see* Kung, J., *TVLSI May 2018* 841-854  
**Mula, S.**, Gogineni, V.C., and Dhar, A.S., Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification; *TVLSI Sept. 2018* 1750-1762  
**Mullane, B.**, *see* O'Hare, D., *TVLSI Feb. 2018* 404-415  
**Muller, T.C.**, *see* Ghanaatian, R., *TVLSI Feb. 2018* 329-340  
**Muroya, K.**, *see* Ohhata, K., *TVLSI Sept. 2018* 1777-1787  
**Muscedere, R.**, *see* Hosseinzadeh Namin, P., *TVLSI Nov. 2018* 2542-2552
- N**
- Na, S.**, *see* Kim, S., *TVLSI Oct. 2018* 1999-2006  
**Na, T.**, *see* Long, Y., *TVLSI Dec. 2018* 2781-2794  
**Nair, B.K.G.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503  
**Najafi, A.**, *see* Dalloo, A., *TVLSI Aug. 2018* 1595-1599  
**Najafi, M.H.**, Lilja, D.J., Riedel, M.D., and Bazargan, K., Low-Cost Sorting Network Circuits Using Unary Processing; *TVLSI Aug. 2018* 1471-1480  
**Nakamura, K.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938  
**Nakhla, M.S.**, *see* Lee, W., *TVLSI Nov. 2018* 2518-2529  
**Nam, M.**, *see* Eshraghian, J.K., *TVLSI Dec. 2018* 2816-2829  
**Namba, K.**, and Lombardi, F., On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction; *TVLSI Feb. 2018* 230-238  
**Narayanan, V.**, *see* Srinivas, S., *TVLSI April 2018* 671-683  
**Narayanan, V.**, *see* George, S., *TVLSI June 2018* 1040-1050  
**Naseri, H.**, and Timarchi, S., Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates; *TVLSI Aug. 2018* 1481-1493  
**Natarajan, A.**, *see* Shah, S., *TVLSI March 2018* 604-607  
**Navabi, Z.**, *see* Sharafinejad, R., *TVLSI Feb. 2018* 308-318  
**Navabi, Z.**, *see* Refan, F., *TVLSI Oct. 2018* 1845-1853  
**Nayak, T.K.**, *see* Mitra, J., *TVLSI Jan. 2018* 133-142  
**Nazm Bojnordi, M.**, *see* Rupesh, Y.K., *TVLSI Dec. 2018* 2709-2722  
**Ne, K.Z.L.**, *see* Ho, W., *TVLSI Jan. 2018* 196-200  
**Neshatpour, K.**, Burleson, W., Khajeh, A., and Homayoun, H., Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence; *TVLSI April 2018* 778-791  
**Nguyen-Ly, T.T.**, Savin, V., Le, K., Declercq, D., Ghaffari, F., and Boncalo, O., Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders; *TVLSI March 2018* 508-521  
**Ni, Y.**, *see* Wang, T., *TVLSI Oct. 2018* 1922-1929  
**Nicolaidis, M.**, *see* Bonnoit, T., *TVLSI Aug. 2018* 1438-1451  
**Nii, K.**, *see* Yabuuchi, M., *TVLSI Nov. 2018* 2335-2344  
**Ning, N.**, *see* Luo, J., *TVLSI Oct. 2018* 1980-1988  
**Nishida, Y.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938  
**Nitta, K.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938  
**Noel, J.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607  
**Noh, K.**, Amanor-Boadu, J., Zhang, M., and Sanchez-Sinencio, E., A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices; *TVLSI Oct. 2018* 2050-2060  
**Nourazar, M.**, Rashtchi, V., Azarpeyvand, A., and Merrikh-Bayat, F., Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks; *TVLSI Dec. 2018* 2684-2695  
**Nowak, E.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607  
**Ntouskas, F.**, *see* Zervakis, G., *TVLSI June 2018* 1204-1208
- O**
- O'Hare, D.**, Scanlan, A.G., Thompson, E., and Mullane, B., Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs; *TVLSI Feb. 2018* 404-415  
**Oboril, F.**, *see* Gnad, D.R.E., *TVLSI Oct. 2018* 1817-1830

- Ochi, H.**, Yamaguchi, K., Fujimoto, T., Hotate, J., Kishimoto, T., Higashi, T., Imagawa, T., Doi, R., Tada, M., Sugabayashi, T., Takahashi, W., Wakabayashi, K., Onodera, H., Mitsuyama, Y., Yu, J., and Hashimoto, M., Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars; *TVLSI Dec. 2018* 2723-2736
- Ogras, U.Y.**, *see* Bhat, G., *TVLSI March 2018* 544-557
- Oh, T.W.**, *see* Jeong, H., *TVLSI April 2018* 609-620
- Ohhata, K.**, Hayakawa, D., Sewaki, K., Imayanagida, K., Ueno, K., Sonoda, Y., and Muroya, K., A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC; *TVLSI Sept. 2018* 1777-1787
- Okamoto, J.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Okuhara, H.**, Ben Ahmed, A., Kuhn, J.M., and Amano, H., Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization; *TVLSI July 2018* 1254-1267
- Olivo, P.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607
- Onishi, T.**, Sano, T., Nishida, Y., Yokohari, K., Nakamura, K., Nitta, K., Kawashima, K., Okamoto, J., Ono, N., Sagata, A., Iwasaki, H., Ikeda, M., and Shimizu, A., A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K; *TVLSI Oct. 2018* 1930-1938
- Onizawa, N.**, *see* Diguet, J., *TVLSI Dec. 2018* 2696-2708
- Ono, N.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Onodera, H.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Onoye, T.**, *see* Masuda, Y., *TVLSI Nov. 2018* 2217-2229
- Ou, J.**, *see* Li, X., *TVLSI Nov. 2018* 2504-2517
- P**
- Page, A.**, *see* Kulkarni, A., *TVLSI Jan. 2018* 96-109
- Pagliarini, S.N.**, Isgenc, M.M., Martins, M.G.A., and Pileggi, L., Application and Product-Volume-Specific Customization of BEOL Metal Pitch; *TVLSI Sept. 2018* 1627-1636
- Palioras, V.**, *see* Tsatsaragkos, I., *TVLSI Jan. 2018* 182-195
- Palomar, O.**, *see* Ratkovic, I., *TVLSI April 2018* 639-652
- Pan, D.Z.**, *see* Zhou, H., *TVLSI July 2018* 1312-1325
- Pan, D.Z.**, *see* Zhang, Y., *TVLSI Sept. 2018* 1613-1626
- Pan, D.Z.**, *see* Li, X., *TVLSI Nov. 2018* 2504-2517
- Panda, P.R.**, *see* Jindal, N., *TVLSI Sept. 2018* 1699-1712
- Pande, P.P.**, *see* Gopal, S., *TVLSI Dec. 2018* 2921-2934
- Pande, P.P.**, *see* Li, X., *TVLSI Oct. 2018* 1895-1907
- Pande, P.P.**, *see* Baylon, J., *TVLSI Nov. 2018* 2406-2418
- Pande, P.P.**, *see* Agarwal, P., *TVLSI April 2018* 653-662
- Pandla, G.R.**, *see* Rupesh, Y.K., *TVLSI Dec. 2018* 2709-2722
- Pao, D.**, *see* Wang, X., *TVLSI Jan. 2018* 143-154
- Park, B.**, *see* Liu, J., *TVLSI June 2018* 1126-1138
- Park, C.**, *see* Xue, L., *TVLSI March 2018* 484-495
- Park, D.**, *see* Park, Y., *TVLSI Jan. 2018* 122-132
- Park, H.**, *see* Kim, K., *TVLSI Dec. 2018* 2591-2598
- Park, H.**, *see* Ji, Y., *TVLSI Nov. 2018* 2310-2321
- Park, J.**, and Yim, Y.U., Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM; *TVLSI Dec. 2018* 2584-2590
- Park, J.**, *see* Jung, D., *TVLSI June 2018* 1015-1025
- Park, S.H.**, *see* Kim, J., *TVLSI July 2018* 1241-1253
- Park, Y.**, Yun, J., Park, D., Kim, S., and Kim, S., An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop; *TVLSI Jan. 2018* 122-132
- Park, Y.M.**, *see* Hong, J., *TVLSI Sept. 2018* 1802-1806
- Pashaefifar, M.**, Kamal, M., Afzali-Kusha, A., and Pedram, M., Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications; *TVLSI Nov. 2018* 2530-2541
- Pasricha, S.**, *see* Chittamuru, S.V.R., *TVLSI Jan. 2018* 168-181
- Passos, F.**, Roca, E., Castro-Lopez, R., and Fernandez, F.V., A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design; *TVLSI Nov. 2018* 2386-2394
- Pathak, D.**, *see* Khavari Tavana, M., *TVLSI Feb. 2018* 249-261
- Pathak, D.**, and Savidis, I., On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors; *TVLSI Nov. 2018* 2230-2240
- Pedram, M.**, *see* Pashaefifar, M., *TVLSI Nov. 2018* 2530-2541
- Pedretti, G.**, *see* Milo, V., *TVLSI Dec. 2018* 2806-2815
- Pekmestzi, K.**, *see* Leon, V., *TVLSI March 2018* 421-430
- Pekmestzi, K.**, *see* Zervakis, G., *TVLSI June 2018* 1204-1208
- Peng, C.**, Xiao, S., Lu, W., Zhang, J., Wu, X., Chen, J., and Lin, Z., Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application; *TVLSI March 2018* 584-588
- Peng, S.**, Zhou, H., Kim, T., Chen, H., and Tan, S.X., Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing; *TVLSI Feb. 2018* 239-248
- Perach, B.**, and Weiss, S., SiMT-DSP: A Massively Multithreaded DSP Architecture; *TVLSI Aug. 2018* 1413-1426
- Perez, E.**, *see* Lupo, N., *TVLSI Aug. 2018* 1452-1460
- Perkowski, M.A.**, *see* Aljafar, M.J., *TVLSI Jan. 2018* 23-36
- Perniola, L.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607
- Pham, T.H.**, Prasad, V.A., and Madhukumar, A.S., A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications; *TVLSI May 2018* 924-932
- Pham Thi, H.**, and Lee, H., Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields; *TVLSI March 2018* 496-507
- Philips, K.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862
- Pileggi, L.**, *see* Pagliarini, S.N., *TVLSI Sept. 2018* 1627-1636
- Plusquellec, J.**, *see* Che, W., *TVLSI April 2018* 733-743
- Pomeranz, I.**, Selecting Functional Test Sequences for Defect Diagnosis; *TVLSI Oct. 2018* 2160-2164
- Pomeranz, I.**, Observation Points on State Variables for the Compaction of Multicycle Tests; *TVLSI Nov. 2018* 2567-2571
- Poncino, M.**, *see* Shin, D., *TVLSI June 2018* 1159-1170
- Pourashraf, S.**, Ramirez-Angulo, J., Lopez-Martin, A.J., and Gonzalez-Carvajal, R., A Highly Efficient Composite Class-AB-AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads; *TVLSI Oct. 2018* 2061-2072
- Pourbaksh, S.A.**, *see* Chen, X., *TVLSI July 2018* 1277-1289
- Prajapati, S.**, *see* Kulkarni, A., *TVLSI Aug. 2018* 1461-1470
- Prakash, A.**, Clarke, C.T., Lam, S., and Srikanthan, T., Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design; *TVLSI March 2018* 445-456
- Prasad, V.A.**, *see* Pham, T.H., *TVLSI May 2018* 924-932
- Prasad, V.A.**, *see* Shreejith, S., *TVLSI June 2018* 1183-1191
- Pu, Y.**, *see* Lee, D., *TVLSI June 2018* 1151-1158
- Pun, K.**, *see* Fu, Z., *TVLSI Dec. 2018* 2863-2872

**Q**

- Qi, C.**, *see* Guo, J., *TVLSI May 2018* 991-994
- Qi, X.**, Rosner, R.J., Hopkins, J., Higman, J.M., Mewhirter, R., Sinnott, A., Nair, B.K.G., Ahsan, I., and Lagus, M., A Simplified Yield Model for SRAM Repair in Advanced Technology; *TVLSI Nov. 2018* 2494-2503
- Qian, F.**, Gong, Y., Huang, G., Anwar, M., and Wang, L., Exploiting Memristors for Compressive Sampling of Sensory Signals; *TVLSI Dec. 2018* 2737-2748
- Qiu, L.**, *see* Xu, D., *TVLSI Aug. 2018* 1545-1553
- Qiu, L.**, Yang, C., Wang, K., and Zheng, Y., A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization; *TVLSI Oct. 2018* 2175-2179
- Qiu, L.**, Tang, K., Zheng, Y., Siek, L., Zhu, Y., and U, S., A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS; *TVLSI March 2018* 572-583
- Qu, G.**, *see* Arafin, M.T., *TVLSI Dec. 2018* 2671-2683

**R**

- Raghunathan, A.**, *see* Jain, S., *TVLSI March 2018* 470-483
- Raghunathan, V.**, *see* Raha, A., *TVLSI Feb. 2018* 294-307
- Raghunathan, V.**, *see* Raha, A., *TVLSI Dec. 2018* 2884-2897
- Raha, A.**, Jaiswal, A., Sarwar, S.S., Jayakumar, H., Raghunathan, V., and Roy, K., Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM; *TVLSI Feb. 2018* 294-307
- Raha, A.**, and Raghunathan, V., Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System; *TVLSI Dec. 2018* 2884-2897
- Rahman, M.T.**, *see* Zhang, D., *TVLSI Nov. 2018* 2456-2469
- Rahman, M.T.**, *see* Guo, Z., *TVLSI April 2018* 744-755
- Rajab, M.**, *see* Freudenberg, J., *TVLSI May 2018* 981-990
- Rajendran, J.**, *see* Wang, Y., *TVLSI May 2018* 805-817
- Ramaswamy, N.**, *see* Milo, V., *TVLSI Dec. 2018* 2806-2815
- Ramirez-Angulo, J.**, *see* Pourashraf, S., *TVLSI Oct. 2018* 2061-2072
- Ranjan, A.**, *see* Jain, S., *TVLSI March 2018* 470-483
- Rao, W.**, *see* Lin, Z., *TVLSI Feb. 2018* 378-391
- Rashtchi, V.**, *see* Nourazar, M., *TVLSI Dec. 2018* 2684-2695

- Ratkovic, I.**, Palomar, O., Stanic, M., Unsal, O.S., Cristal, A., and Valero, M., Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add; *TVLSI April 2018* 639-652
- Raut, R.**, *see* Hasanuzzaman, M., *TVLSI May 2018* 878-891
- Reddy, S.M.**, *see* Wu, C., *TVLSI Nov. 2018* 2254-2267
- Refan, F.**, Alizadeh, B., and Navabi, Z., Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors; *TVLSI Oct. 2018* 1845-1853
- Ren, J.**, *see* Ma, S., *TVLSI Aug. 2018* 1554-1564
- Renau, J.**, *see* Trapani Possignolo, R., *TVLSI Sept. 2018* 1713-1726
- Reviriego, P.**, *see* Gao, Z., *TVLSI Jan. 2018* 211-215
- Reviriego, P.**, *see* Li, J., *TVLSI Feb. 2018* 221-229
- Riad, J.**, *see* Zhan, X., *TVLSI Aug. 2018* 1580-1584
- Riedel, M.D.**, *see* Najafi, M.H., *TVLSI Aug. 2018* 1471-1480
- Riente, F.**, *see* Giri, D., *TVLSI Aug. 2018* 1427-1437
- Rizk, M.**, *see* Diguet, J., *TVLSI Dec. 2018* 2696-2708
- Roberts, G.**, *see* Abdelfattah, M., *TVLSI Sept. 2018* 1788-1801
- Roca, E.**, *see* Passos, F., *TVLSI Nov. 2018* 2386-2394
- Rodenbeck, C.T.**, *see* Mincey, J.S., *TVLSI June 2018* 1192-1203
- Rodriguez-Montanes, R.**, *see* Weiner, M., *TVLSI Feb. 2018* 392-403
- Roelke, A.**, and Stan, M.R., Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery; *TVLSI Oct. 2018* 2016-2026
- Roma, C.**, *see* Hosseinzadeh Namin, P., *TVLSI Nov. 2018* 2542-2552
- Rosner, R.J.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503
- Roy, K.**, *see* Raha, A., *TVLSI Feb. 2018* 294-307
- Roy, K.**, *see* Seo, Y., *TVLSI Aug. 2018* 1600-1603
- Roy, K.**, *see* Jain, S., *TVLSI March 2018* 470-483
- Roy, S.**, *see* Bal, A., *TVLSI Jan. 2018* 1-10
- Roy, S.**, *see* Bal, A., *TVLSI Nov. 2018* 2195-2204
- Royer, P.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607
- Rozo, L.**, Landwehr, A.M., Zheng, Y., Yang, C., and Gao, G., Reliability Aware Runtime Adaption Through a Statically Generated Task Schedule; *TVLSI Jan. 2018* 11-22
- Rupesh, Y.K.**, Behnam, P., Pandla, G.R., Miryala, M., and Nazm Bojnordi, M., Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell; *TVLSI Dec. 2018* 2709-2722
- Ryu, K.**, *see* Jung, D., *TVLSI June 2018* 1015-1025
- S**
- Saeidi, R.**, *see* Bagheriye, L., *TVLSI June 2018* 1051-1058
- Safarpour, M.**, Inanlou, R., Charmi, M., Shoaei, O., and Silven, O., ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition; *TVLSI Aug. 2018* 1590-1594
- Sagata, A.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Saha, S.**, *see* Bal, A., *TVLSI Jan. 2018* 1-10
- Sahoo, B.D.**, *see* Sarma, V., *TVLSI March 2018* 558-571
- Saiz-Adalid, L.J.**, *see* Gracia-Moran, J., *TVLSI Oct. 2018* 2132-2142
- Sakurai, T.**, *see* Wu, C., *TVLSI June 2018* 1139-1150
- Sampson, J.**, *see* Srinivasa, S., *TVLSI April 2018* 671-683
- Sampson, J.**, *see* George, S., *TVLSI June 2018* 1040-1050
- Sanchez, E.**, *see* Zhan, X., *TVLSI Aug. 2018* 1580-1584
- Sanchez-Sinencio, E.**, *see* Noh, K., *TVLSI Oct. 2018* 2050-2060
- Sandhu, T.S.**, and El-Sankary, K., Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion; *TVLSI Oct. 2018* 2165-2169
- Sang, R.**, *see* Liu, Q., *TVLSI Aug. 2018* 1575-1579
- Sankaranarayanan, A.**, *see* Trapani Possignolo, R., *TVLSI Sept. 2018* 1713-1726
- Sannena, G.**, and Das, B.P., Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring; *TVLSI July 2018* 1223-1232
- Sano, T.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Sapatnekar, S.S.**, *see* Marella, S.K., *TVLSI Dec. 2018* 2907-2920
- Sapatnekar, S.S.**, *see* Xu, W., *TVLSI June 2018* 1112-1125
- Saqib, F.**, *see* Che, W., *TVLSI April 2018* 733-743
- Sarangi, S.R.**, *see* Jindal, N., *TVLSI Sept. 2018* 1699-1712
- Sarma, V.**, Thottathil, R., and Sahoo, B.D., A DC-to-1-GHz Continuously Tunable Bandpass ADC; *TVLSI March 2018* 558-571
- Sarwar, S.S.**, *see* Raha, A., *TVLSI Feb. 2018* 294-307
- Savaria, Y.**, *see* Hassan, A., *TVLSI Oct. 2018* 2085-2098
- Savaria, Y.**, *see* Benacer, I., *TVLSI Oct. 2018* 1939-1952
- Savidis, I.**, *see* Khavari Tavana, M., *TVLSI Feb. 2018* 249-261
- Savidis, I.**, *see* Pathak, D., *TVLSI Nov. 2018* 2230-2240
- Savin, V.**, *see* Nguyen-Ly, T.T., *TVLSI March 2018* 508-521
- Sawan, M.**, *see* Hasanuzzaman, M., *TVLSI May 2018* 878-891
- Sawan, M.**, *see* Hassan, A., *TVLSI Oct. 2018* 2085-2098
- Sawigun, C.**, and Thanapitak, S., A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads; *TVLSI Nov. 2018* 2290-2298
- Saxena, V.**, *see* Zhu, K., *TVLSI Oct. 2018* 2099-2107
- Sayed, M.S.**, *see* El-Mohandes, A.M., *TVLSI Nov. 2018* 2372-2385
- Sayedi, S.M.**, *see* Fardad, M., *TVLSI May 2018* 867-877
- Scanlan, A.G.**, *see* O'Hare, D., *TVLSI Feb. 2018* 404-415
- Schlichtmann, U.**, *see* Martev, D., *TVLSI Nov. 2018* 2395-2405
- Schulze, T.E.**, Beetner, D.G., Shi, Y., Kwiat, K.A., and Kamhoua, C.A., Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding; *TVLSI Oct. 2018* 2007-2015
- Scotti, G.**, *see* Bellizzi, D., *TVLSI July 2018* 1368-1376
- Sedighi, B.**, *see* Yin, X., *TVLSI Jan. 2018* 155-167
- Sekanina, L.**, *see* Mrazek, V., *TVLSI Nov. 2018* 2572-2576
- Sengupta, I.**, *see* Gharpinde, R., *TVLSI Feb. 2018* 355-366
- Seo, J.**, *see* Ma, Y., *TVLSI July 2018* 1354-1367
- Seo, Y.**, and Roy, K., High-Density SOT-MRAM Based on Shared Bitline Structure; *TVLSI Aug. 2018* 1600-1603
- Seok, M.**, *see* Yang, T., *TVLSI Nov. 2018* 2241-2253
- Sepulveda, J.**, *see* Diguet, J., *TVLSI Dec. 2018* 2696-2708
- Sewaki, K.**, *see* Ohhata, K., *TVLSI Sept. 2018* 1777-1787
- Shah, S.**, Toreyin, H., Hasler, J., and Natarajan, A., Temperature Sensitivity and Compensation on a Reconfigurable Platform; *TVLSI March 2018* 604-607
- Shalaby, A.**, *see* El-Mohandes, A.M., *TVLSI Nov. 2018* 2372-2385
- Shamsadini, S.**, Filanovsky, I.M., Mousavi, P., and Moez, K., A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology; *TVLSI Oct. 2018* 2073-2084
- Shamsi, H.**, *see* Mirzaie, N., *TVLSI Dec. 2018* 2619-2627
- Shamsi, J.**, Mohammadi, K., and Shokouhi, S.B., A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays; *TVLSI Dec. 2018* 2795-2805
- Shang, L.**, Duan, S., Wang, L., and Huang, T., SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask; *TVLSI Dec. 2018* 2830-2841
- Shao, C.**, and Li, H., Identifying Single-Event Transient Location Based on Compressed Sensing; *TVLSI April 2018* 768-777
- Sharafinejad, R.**, Alizadeh, B., and Navabi, Z., Automatic Correction of Dynamic Power Management Architecture in Modern Processors; *TVLSI Feb. 2018* 308-318
- Sharifkhani, M.**, *see* Khorami, A., *TVLSI Oct. 2018* 2038-2049
- Shavgulidze, S.**, *see* Freudenberger, J., *TVLSI May 2018* 981-990
- Shea, C.**, *see* Abtahi, T., *TVLSI Sept. 2018* 1737-1749
- Shen, H.**, Tan, H., Li, H., Zhang, F., and Li, X., LMdet: A “Naturalness” Statistical Method for Hardware Trojan Detection; *TVLSI April 2018* 720-732
- Sherwood, T.**, *see* Madhavan, A., *TVLSI Dec. 2018* 2759-2772
- Shi, Y.**, *see* Yu, H., *TVLSI May 2018* 912-923
- Shi, Y.**, *see* Schulze, T.E., *TVLSI Oct. 2018* 2007-2015
- Shieh, M.**, *see* Ye, J., *TVLSI Sept. 2018* 1727-1736
- Shih, R.**, *see* Hwang, Y., *TVLSI Jan. 2018* 216-220
- Shih, W.**, *see* Chen, S., *TVLSI Nov. 2018* 2322-2334
- Shimizu, A.**, *see* Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Shin, D.**, *see* Kim, J., *TVLSI May 2018* 855-866
- Shin, D.**, *see* Kim, J., *TVLSI July 2018* 1241-1253
- Shin, D.**, Poncino, M., and Macii, E., Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy; *TVLSI June 2018* 1159-1170
- Shinji, S.**, *see* Yabuchi, M., *TVLSI Nov. 2018* 2335-2344
- Shoaei, O.**, *see* Safarpour, M., *TVLSI Aug. 2018* 1590-1594
- Shokouhi, S.B.**, *see* Shamsi, J., *TVLSI Dec. 2018* 2795-2805
- Shreejith, S.**, Mathew, L.K., Prasad, V.A., and Fahmy, S.A., Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators; *TVLSI June 2018* 1183-1191
- Shroff, M.D.**, *see* Cook, C., *TVLSI May 2018* 969-980
- Shu, W.**, *see* Juanda, .., *TVLSI Nov. 2018* 2299-2309
- Siek, L.**, *see* Low, Q.W., *TVLSI May 2018* 892-902
- Siek, L.**, *see* Qiu, L., *TVLSI March 2018* 572-583
- Sigl, G.**, *see* Weiner, M., *TVLSI Feb. 2018* 392-403
- Silva-Martinez, J.**, *see* Liu, Q., *TVLSI April 2018* 756-767
- Silva-Martinez, J.**, *see* Mincey, J.S., *TVLSI June 2018* 1192-1203
- Silven, O.**, *see* Safarpour, M., *TVLSI Aug. 2018* 1590-1594
- Sim, J.**, *see* Kim, K., *TVLSI Dec. 2018* 2591-2598
- Sim, J.**, *see* Ji, Y., *TVLSI Nov. 2018* 2310-2321
- Simunic Rosing, T.**, *see* Hamdioui, S., *TVLSI Dec. 2018* 2581-2583
- Singh, A.**, *see* Guin, U., *TVLSI May 2018* 818-830

- Singla, G.**, *see* Bhat, G., *TVLSI March 2018* 544-557  
**Sinnott, A.**, *see* Qi, X., *TVLSI Nov. 2018* 2494-2503  
**Soleimani, A.**, *see* Abad, J.M.N., *TVLSI Oct. 2018* 1831-1844  
**Song, S.C.**, *see* Jeong, H., *TVLSI April 2018* 609-620  
**Song, Y.**, Chan, C., Zhu, Y., Geng, L., U, S., and Martins, R.P., Passive Noise Shaping in SAR ADC With Improved Efficiency; *TVLSI Feb. 2018* 416-420  
**Song, Z.**, *see* Lei, Y., *TVLSI July 2018* 1268-1276  
**Sonoda, Y.**, *see* Ohhata, K., *TVLSI Sept. 2018* 1777-1787  
**Soudris, D.**, *see* Leon, V., *TVLSI March 2018* 421-430  
**Soudris, D.**, *see* Zervakis, G., *TVLSI June 2018* 1204-1208  
**Srikanthan, T.**, *see* Prakash, A., *TVLSI March 2018* 445-456  
**Srinivasa, S.**, Li, X., Chang, M., Sampson, J., Gupta, S.K., and Narayanan, V., Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration; *TVLSI April 2018* 671-683  
**Srinivasa, S.**, *see* George, S., *TVLSI June 2018* 1040-1050  
**Srivastava, A.**, *see* Liu, Y., *TVLSI Jan. 2018* 73-81  
**Stan, M.R.**, *see* Roelke, A., *TVLSI Oct. 2018* 2016-2026  
**Stanic, M.**, *see* Ratkovic, I., *TVLSI April 2018* 639-652  
**Stroobandt, D.**, *see* Meeus, W., *TVLSI July 2018* 1340-1353  
**Strukov, D.B.**, *see* Madhavan, A., *TVLSI Dec. 2018* 2759-2772  
**Su, E.C.**, *see* Mincey, J.S., *TVLSI June 2018* 1192-1203  
**Sugibayashi, T.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736  
**Sun, J.**, *see* Zhang, H., *TVLSI Sept. 2018* 1763-1776  
**Sun, S.**, *see* Malik, M., *TVLSI Jan. 2018* 63-72  
**Sun, Y.**, *see* Guo, J., *TVLSI May 2018* 991-994  
**Sun, Z.**, *see* Cook, C., *TVLSI May 2018* 969-980  
**Sun, Z.**, *see* Wang, S., *TVLSI March 2018* 531-543  
**Suri, M.**, *see* Chakraborty, S., *TVLSI May 2018* 1000-1004  
**Swaminathan, M.**, *see* Torun, H.M., *TVLSI April 2018* 792-802

**T**

- Tada, M.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736  
**Tahoori, M.B.**, *see* Erozan, A.T., *TVLSI Dec. 2018* 2935-2946  
**Tahoori, M.B.**, *see* Gnad, D.R.E., *TVLSI Oct. 2018* 1817-1830  
**Tahoori, M.B.**, *see* Gebregiorgis, A., *TVLSI March 2018* 457-469  
**Tahoori, M.B.**, *see* Wang, S., *TVLSI March 2018* 531-543  
**Takahashi, W.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736  
**Takamiya, M.**, *see* Wu, C., *TVLSI June 2018* 1139-1150  
**Tan, H.**, *see* Shen, H., *TVLSI April 2018* 720-732  
**Tan, R.**, *see* Aljafar, M.J., *TVLSI Jan. 2018* 23-36  
**Tan, S.X.**, *see* Peng, S., *TVLSI Feb. 2018* 239-248  
**Tan, S.X.**, *see* Cook, C., *TVLSI May 2018* 969-980  
**Tan, S.X.**, *see* Zhao, H., *TVLSI Nov. 2018* 2483-2493  
**Tan, S.X.**, *see* Wang, S., *TVLSI March 2018* 531-543  
**Tanaka, M.**, *see* Yabuuchi, M., *TVLSI Nov. 2018* 2335-2344  
**Tang, J.**, *see* Wang, L., *TVLSI Oct. 2018* 2190-2194  
**Tang, K.**, *see* Qiu, L., *TVLSI March 2018* 572-583  
**Tang, Y.**, and Verma, N., Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression; *TVLSI July 2018* 1301-1311

- Tao, Y.**, and Hierlemann, A., A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair; *TVLSI Oct. 2018* 2185-2189

- Tavakkoli, A.**, and Thomas, D.B., A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers; *TVLSI Feb. 2018* 341-354

- Tehranipoor, F.**, Wortman, P., Karimian, N., Yan, W., and Chandy, J.A., DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System; *TVLSI June 2018* 1084-1097

- Tehranipoor, M.**, *see* Zhang, D., *TVLSI Nov. 2018* 2456-2469

- Tehranipoor, M.M.**, *see* Xu, X., *TVLSI Nov. 2018* 2431-2442

- Tehranipoor, M.M.**, *see* Guo, Z., *TVLSI April 2018* 744-755

- Teimoori, M.**, Amirsoleimani, A., Ahmadi, A., and Ahmadi, M., A 2M1M Crossbar Architecture: Memory; *TVLSI Dec. 2018* 2608-2618

- Teman, A.**, *see* Ghanaatian, R., *TVLSI Feb. 2018* 329-340

- Thakkar, A.**, Theertham, S., and Aniruddhan, S., Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop; *TVLSI Dec. 2018* 2873-2883

- Thakkar, I.G.**, *see* Chittamuru, S.V.R., *TVLSI Jan. 2018* 168-181

- Thanapitak, S.**, *see* Sawigun, C., *TVLSI Nov. 2018* 2290-2298

- Thangkhiew, P.L.**, *see* Gharpinde, R., *TVLSI Feb. 2018* 355-366

- Theertham, S.**, *see* Thakkar, A., *TVLSI Dec. 2018* 2873-2883

+ Check author entry for co-authors

- Theertham, S.**, *see* Mirajkar, P., *TVLSI March 2018* 589-593

- Thibeault, C.**, and Gagnon, G., On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques; *TVLSI July 2018* 1377-1390

- Thomas, D.B.**, *see* Tavakkoli, A., *TVLSI Feb. 2018* 341-354

- Thompson, E.**, *see* O'Hare, D., *TVLSI Feb. 2018* 404-415

- Thottathil, R.**, *see* Sarma, V., *TVLSI March 2018* 558-571

- Timarchi, S.**, *see* Naseri, H., *TVLSI Aug. 2018* 1481-1493

- Toofan, S.**, *see* Bagheriye, L., *TVLSI June 2018* 1051-1058

- Torabi, M.**, and Zhang, L., Electromigration- and Parasitic-Aware ILP-Based Analog Router; *TVLSI Oct. 2018* 1854-1867

- Toreyin, H.**, *see* Shah, S., *TVLSI March 2018* 604-607

- Toroczkai, Z.**, *see* Yin, X., *TVLSI Jan. 2018* 155-167

- Torun, H.M.**, Swaminathan, M., Kavungal Davis, A., and Bellaredj, M.L.F., A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design; *TVLSI April 2018* 792-802

- Trapani Possignolo, R.**, Ebrahimi, E., Ardestani, E.K., Sankaranarayanan, A., Briz, J.L., and Renau, J., GPU NTC Process Variation Compensation With Voltage Stacking; *TVLSI Sept. 2018* 1713-1726

- Trifiletti, A.**, *see* Bellizzi, D., *TVLSI July 2018* 1368-1376

- Tripathi, J.N.**, Achar, R., and Malik, R., Fast Analysis of Time Interval Error in Current-Mode Drivers; *TVLSI Feb. 2018* 367-377

- Trotta, F.B.**, *see* Bellizzi, D., *TVLSI July 2018* 1368-1376

- Tsai, H.**, *see* Tsai, Y., *TVLSI May 2018* 945-957

- Tsai, P.**, *see* Chung, Y., *TVLSI Oct. 2018* 1989-1998

- Tsai, S.**, *see* Yu, H., *TVLSI May 2018* 912-923

- Tsai, T.**, and Chen, S., Single-Chip Design for Intelligent Surveillance System; *TVLSI Sept. 2018* 1637-1646

- Tsai, Y.**, Hsieh, Y., Tsai, H., Chen, H., and Lu, L., A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems; *TVLSI May 2018* 945-957

- Tsao, C.**, Chang, Y., and Kuo, T., Boosting NVDIMM Performance With a Lightweight Caching Algorithm; *TVLSI Aug. 2018* 1518-1530

- Tsatsaragkos, I.**, and Palioras, V., A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications; *TVLSI Jan. 2018* 182-195

- Tsukamoto, Y.**, *see* Yabuuchi, M., *TVLSI Nov. 2018* 2335-2344

**U**

- U, S.**, *see* Song, Y., *TVLSI Feb. 2018* 416-420

- U, S.**, *see* Wang, G.C., *TVLSI Nov. 2018* 2279-2289

- U, S.**, *see* Qiu, L., *TVLSI March 2018* 572-583

- Ueno, K.**, *see* Ohhata, K., *TVLSI Sept. 2018* 1777-1787

- Unsal, O.S.**, *see* Ratkovic, I., *TVLSI April 2018* 639-652

- Unver, A.K.**, *see* Bhat, G., *TVLSI March 2018* 544-557

**V**

- Valero, M.**, *see* Ratkovic, I., *TVLSI April 2018* 639-652

- van Roermund, A.**, *see* Ding, M., *TVLSI Dec. 2018* 2853-2862

- Van Toan, N.**, Minh Tung, D., and Lee, J., Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions; *TVLSI Sept. 2018* 1685-1698

- Varga, M.**, *see* Yin, X., *TVLSI Jan. 2018* 155-167

- Vasicek, Z.**, *see* Mrazek, V., *TVLSI Nov. 2018* 2572-2576

- Venkatachalam, S.**, and Ko, S., Approximate Sum-of-Products Designs Based on Distributed Arithmetic; *TVLSI Aug. 2018* 1604-1608

- Verma, N.**, *see* Tang, Y., *TVLSI July 2018* 1301-1311

- Vianello, E.**, *see* Grossi, A., *TVLSI Dec. 2018* 2599-2607

- Vicentowski, M.**, *see* Giterman, R., *TVLSI Oct. 2018* 2180-2184

- Vrudhula, S.**, *see* Yang, J., *TVLSI Dec. 2018* 2628-2640

- Vrudhula, S.**, *see* Ma, Y., *TVLSI July 2018* 1354-1367

**W**

- Wakabayashi, K.**, *see* Ochi, H., *TVLSI Dec. 2018* 2723-2736

- Wan, M.**, *see* He, Z., *TVLSI June 2018* 1073-1083

- Wang, C.**, *see* Wang, H., *TVLSI Dec. 2018* 2842-2852

- Wang, C.**, *see* Zhu, M., *TVLSI May 2018* 831-840

- Wang, D.**, and Chan, P.K., An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits; *TVLSI May 2018* 958-968

- Wang, G.C.**, Zhu, Y., Chan, C., U, S., and Martins, R.P., Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area; *TVLSI Nov. 2018* 2279-2289
- Wang, H.**, see Hsieh, J., *TVLSI Feb. 2018* 262-271
- Wang, H.**, see Liu, S., *TVLSI Feb. 2018* 319-328
- Wang, H.**, Lin, C., Wu, C., Chen, Y., and Wang, C., On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses; *TVLSI Dec. 2018* 2842-2852
- Wang, H.**, see Chen, Z., *TVLSI Oct. 2018* 2118-2131
- Wang, J.**, see Chen, X., *TVLSI July 2018* 1277-1289
- Wang, J.**, see Chen, D., *TVLSI April 2018* 684-696
- Wang, K.**, see Lee, A., *TVLSI Feb. 2018* 272-279
- Wang, K.**, see Qiu, L., *TVLSI Oct. 2018* 2175-2179
- Wang, L.**, see Liu, Y., *TVLSI Jan. 2018* 201-205
- Wang, L.**, see Shang, L., *TVLSI Dec. 2018* 2830-2841
- Wang, L.**, see Qian, F., *TVLSI Dec. 2018* 2737-2748
- Wang, L.**, Wu, C., Feng, L., Chang, A., and Lian, Y., A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm; *TVLSI July 2018* 1403-1407
- Wang, L.**, Zhan, C., Tang, J., Liu, Y., and Li, G., A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT; *TVLSI Oct. 2018* 2190-2194
- Wang, L.**, see Fan, X., *TVLSI June 2018* 1098-1111
- Wang, P.**, see Xue, L., *TVLSI March 2018* 484-495
- Wang, Q.**, see Lei, Y., *TVLSI July 2018* 1268-1276
- Wang, S.**, Kim, T., Sun, Z., Tan, S.X., and Tahoori, M.B., Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs; *TVLSI March 2018* 531-543
- Wang, T.**, see Yu, H., *TVLSI May 2018* 912-923
- Wang, T.**, see Guo, J., *TVLSI May 2018* 991-994
- Wang, T.**, Cui, X., Ni, Y., Yu, D., and Cui, X., Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits; *TVLSI Oct. 2018* 1922-1929
- Wang, X.**, and Pao, D., Memory-Based Architecture for Multicharacter Aho-Corasick String Matching; *TVLSI Jan. 2018* 143-154
- Wang, X.**, Li, S., and Zeng, Z., Configurable Logic Operations Using Hybrid CRSS-CMOS Cells; *TVLSI Dec. 2018* 2641-2647
- Wang, X.**, see Zhang, D., *TVLSI Nov. 2018* 2456-2469
- Wang, Y.**, Lin, J., and Wang, Z., An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks; *TVLSI Feb. 2018* 280-293
- Wang, Y.**, Chen, P., Hu, J., Li, G., and Rajendran, J., The Cat and Mouse in Split Manufacturing; *TVLSI May 2018* 805-817
- Wang, Y.**, see Kim, J., *TVLSI July 2018* 1241-1253
- Wang, Z.**, see Wang, Y., *TVLSI Feb. 2018* 280-293
- Wei, H.**, see Chen, S., *TVLSI Nov. 2018* 2322-2343
- Wei, S.**, see Yin, S., *TVLSI Nov. 2018* 2345-2357
- Weiner, M.**, Manich, S., Rodriguez-Montanes, R., and Sigl, G., The Low Area Probing Detector as a Countermeasure Against Invasive Attacks; *TVLSI Feb. 2018* 392-403
- Weiss, S.**, see Perach, B., *TVLSI Aug. 2018* 1413-1426
- Weizman, Y.**, see Giterman, R., *TVLSI Oct. 2018* 2180-2184
- Wenger, C.**, see Lupo, N., *TVLSI Aug. 2018* 1452-1460
- Wortman, P.**, see Tehraniipoor, F., *TVLSI June 2018* 1084-1097
- Wu, B.**, see Xue, L., *TVLSI March 2018* 484-495
- Wu, C.**, see Wang, H., *TVLSI Dec. 2018* 2842-2852
- Wu, C.**, see Wang, L., *TVLSI July 2018* 1403-1407
- Wu, C.**, Lin, S., Lee, K., and Reddy, S.M., A Repair-for-Diagnosis Methodology for Logic Circuits; *TVLSI Nov. 2018* 2254-2267
- Wu, C.**, Takamiya, M., and Sakurai, T., Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes; *TVLSI June 2018* 1139-1150
- Wu, D.**, see Fan, X., *TVLSI June 2018* 1098-1111
- Wu, N.**, see Zhang, Z., *TVLSI May 2018* 933-944
- Wu, W.**, see Li, C., *TVLSI July 2018* 1391-1402
- Wu, X.**, see Peng, C., *TVLSI March 2018* 584-588
- Xie, M.**, Li, S., Glova, A.O., Hu, J., and Xie, Y., Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES Implementation; *TVLSI Nov. 2018* 2443-2455
- Xie, Y.**, see Lin, I., *TVLSI Jan. 2018* 50-62
- Xie, Y.**, see Liu, Y., *TVLSI Jan. 2018* 73-81
- Xie, Y.**, see Zhu, M., *TVLSI May 2018* 831-840
- Xie, Y.**, see Xie, M., *TVLSI Nov. 2018* 2443-2455
- Xie, Y.**, see Xue, L., *TVLSI March 2018* 484-495
- Xie, Z.**, see Yin, S., *TVLSI Nov. 2018* 2345-2357
- Xu, D.**, Qiu, L., Zhang, Z., Liu, T., Liu, L., Chen, K., and Xu, S., A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique; *TVLSI Aug. 2018* 1545-1553
- Xu, H.**, see Kline, D., *TVLSI Aug. 2018* 1531-1544
- Xu, S.**, see Xu, D., *TVLSI Aug. 2018* 1545-1553
- Xu, W.**, Sapatnekar, S.S., and Hu, J., A Simple Yet Efficient Accuracy-Configurable Adder Design; *TVLSI June 2018* 1112-1125
- Xu, X.**, Keshavarz, S., Forte, D.J., Tehraniipoor, M.M., and Holcomb, D.E., Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs; *TVLSI Nov. 2018* 2431-2442
- Xu, X.**, see Guo, Z., *TVLSI April 2018* 744-755
- Xue, C.J.**, see Li, J., *TVLSI Sept. 2018* 1671-1684
- Xue, L.**, Wu, B., Zhang, B., Cheng, Y., Wang, P., Park, C., Kan, J., Kang, S.H., and Xie, Y., An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs; *TVLSI March 2018* 484-495
- Ydids, S.**, see Zervakis, G., *TVLSI June 2018* 1204-1208

**Y**

- Yabuuchi, M.**, Tsukamoto, Y., Fujiwara, H., Tanaka, M., Shinji, S., and Nii, K., A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures; *TVLSI Nov. 2018* 2335-2344
- Yamaguchi, K.**, see Ochi, H., *TVLSI Dec. 2018* 2723-2736
- Yan, W.**, see Tehraniipoor, F., *TVLSI June 2018* 1084-1097
- Yang, C.**, see Rozo, L., *TVLSI Jan. 2018* 11-22
- Yang, C.**, see Qiu, L., *TVLSI Oct. 2018* 2175-2179
- Yang, F.**, see Li, Y., *TVLSI Aug. 2018* 1585-1589
- Yang, F.**, see Zhang, Y., *TVLSI Sept. 2018* 1613-1626
- Yang, H.**, see Li, J., *TVLSI Sept. 2018* 1671-1684
- Yang, J.**, Dengi, A., and Vrudhula, S., Design Considerations for Energy-Efficient and Variation-Tolerant Nonvolatile Logic; *TVLSI Dec. 2018* 2628-2640
- Yang, J.**, see Zhang, Z., *TVLSI May 2018* 933-944
- Yang, K.**, Liu, T., Zhang, R., and Milor, L., A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology; *TVLSI Nov. 2018* 2470-2482
- Yang, L.**, see Chen, D., *TVLSI April 2018* 684-696
- Yang, P.**, and Marek-Sadowska, M., High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators; *TVLSI July 2018* 1209-1222
- Yang, T.**, Kim, D., Li, J., Kinget, P.R., and Seok, M., *In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files; *TVLSI Nov. 2018* 2241-2253
- Yang, Y.**, see Kim, S., *TVLSI Oct. 2018* 1999-2006
- Yang, Y.**, see Huang, I., *TVLSI April 2018* 663-670
- Yang, Y.**, see Lee, D., *TVLSI June 2018* 1151-1158
- Yantir, H.E.**, Eltawil, A.M., and Kurdahi, F.J., A Two-Dimensional Associative Processor; *TVLSI Sept. 2018* 1659-1670
- Yazdian, E.**, see Fardad, M., *TVLSI May 2018* 867-877
- Ye, J.**, and Shieh, M., Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption; *TVLSI Sept. 2018* 1727-1736
- Yen, C.**, see Chung, Y., *TVLSI Oct. 2018* 1989-1998
- Yim, Y.U.**, see Park, J., *TVLSI Dec. 2018* 2584-2590
- Yin, S.**, Lu, T., Xie, Z., Liu, L., and Wei, S., Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM; *TVLSI Nov. 2018* 2345-2357
- Yin, X.**, Sedighi, B., Varga, M., Ercsey-Ravasz, M., Toroczkai, Z., and Hu, X.S., Efficient Analog Circuits for Boolean Satisfiability; *TVLSI Jan. 2018* 155-167
- Ying, Y.**, Bai, X., and Lin, F., A 1-Gb/s 6-10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation; *TVLSI June 2018* 1171-1182
- Yokohari, K.**, see Onishi, T., *TVLSI Oct. 2018* 1930-1938
- Yoo, S.**, see Lee, D., *TVLSI June 2018* 1151-1158
- Yu, B.**, see Li, X., *TVLSI Nov. 2018* 2504-2517
- Yu, C.**, see Chen, J., *TVLSI May 2018* 903-911

**X**

- Xia, T.**, see Cai, X., *TVLSI Nov. 2018* 2419-2430
- Xiao, L.**, see Li, J., *TVLSI Feb. 2018* 221-229
- Xiao, L.**, see Guo, J., *TVLSI May 2018* 991-994
- Xiao, S.**, see Peng, C., *TVLSI March 2018* 584-588
- Xie, G.**, see Chen, Z., *TVLSI Oct. 2018* 2118-2131

- Yu, D.,** see Wang, T., *TVLSI Oct. 2018* 1922-1929  
**Yu, H.,** Li, Y., Liao, T., Wang, T., Tsai, S., and Shi, Y., Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits; *TVLSI May 2018* 912-923  
**Yu, J.,** see Ochi, H., *TVLSI Dec. 2018* 2723-2736  
**Yu, Q.,** see Luo, J., *TVLSI Oct. 2018* 1980-1988  
**Yu, S.,** see Mao, M., *TVLSI July 2018* 1290-1300  
**Yu, X.,** see Baylon, J., *TVLSI Nov. 2018* 2406-2418  
**Yu, Z.,** see Chen, X., *TVLSI July 2018* 1408-1412  
**Yuan, Z.,** see Li, J., *TVLSI Sept. 2018* 1671-1684  
**Yue, J.,** see Li, J., *TVLSI Sept. 2018* 1671-1684  
**Yun, J.,** see Park, Y., *TVLSI Jan. 2018* 122-132

**Z**

- Zambelli, C.,** see Grossi, A., *TVLSI Dec. 2018* 2599-2607  
**Zandevakili, H.,** and Mahani, A., A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture; *TVLSI Nov. 2018* 2268-2278  
**Zeng, X.,** see Zhou, H., *TVLSI July 2018* 1312-1325  
**Zeng, X.,** see Li, Y., *TVLSI Aug. 2018* 1585-1589  
**Zeng, X.,** see Zhang, Y., *TVLSI Sept. 2018* 1613-1626  
**Zeng, Z.,** see Wang, X., *TVLSI Dec. 2018* 2641-2647  
**Zergainoh, N.,** see Bonnoit, T., *TVLSI Aug. 2018* 1438-1451  
**Zervakis, G.,** see Leon, V., *TVLSI March 2018* 421-430  
**Zervakis, G.,** Ntouskas, F., Xydis, S., Soudris, D., and Pekmestzi, K., VOSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits; *TVLSI June 2018* 1204-1208  
**Zhan, C.,** see Liu, Y., *TVLSI Jan. 2018* 201-205  
**Zhan, C.,** see Wang, L., *TVLSI Oct. 2018* 2190-2194  
**Zhan, X.,** Riad, J., Li, P., and Sanchez, E., Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint; *TVLSI Aug. 2018* 1580-1584  
**Zhang, B.,** see Xue, L., *TVLSI March 2018* 484-495  
**Zhang, D.,** Wang, X., Rahman, M.T., and Tehraniroo, M., An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies; *TVLSI Nov. 2018* 2456-2469  
**Zhang, F.,** see Shen, H., *TVLSI April 2018* 720-732  
**Zhang, H.,** Sun, J., Zhang, J., Zhang, R., and Chan Carusone, A., A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing; *TVLSI Sept. 2018* 1763-1776  
**Zhang, J.,** see Zhang, H., *TVLSI Sept. 2018* 1763-1776  
**Zhang, J.,** Kline, D., Fang, L., Melhem, R., and Jones, A.K., Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories; *TVLSI Nov. 2018* 2358-2371  
**Zhang, J.,** see Peng, C., *TVLSI March 2018* 584-588  
**Zhang, L.,** see Torabi, M., *TVLSI Oct. 2018* 1854-1867  
**Zhang, L.,** see Dong, X., *TVLSI March 2018* 594-598  
**Zhang, M.,** see Noh, K., *TVLSI Oct. 2018* 2050-2060  
**Zhang, Q.,** see Lei, Y., *TVLSI July 2018* 1268-1276  
**Zhang, Q.,** see Liu, Q., *TVLSI Aug. 2018* 1575-1579  
**Zhang, R.,** see Guo, J., *TVLSI May 2018* 991-994  
**Zhang, R.,** see Zhang, H., *TVLSI Sept. 2018* 1763-1776  
**Zhang, R.,** see Yang, K., *TVLSI Nov. 2018* 2470-2482  
**Zhang, T.,** see Liu, Q., *TVLSI Aug. 2018* 1575-1579  
**Zhang, X.,** see Luo, A., *TVLSI March 2018* 431-444  
**Zhang, Y.,** Lyu, W., Luk, W., Yang, F., Zhou, H., Zhou, D., Pan, D.Z., and Zeng, X., Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization; *TVLSI Sept. 2018* 1613-1626  
**Zhang, Z.,** Yang, J., Liu, L., Feng, P., Liu, J., and Wu, N., A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique; *TVLSI May 2018* 933-944  
**Zhang, Z.,** see Xu, D., *TVLSI Aug. 2018* 1545-1553  
**Zhao, H.,** and Tan, S.X., Postvoiding FEM Analysis for Electromigration Failure Characterization; *TVLSI Nov. 2018* 2483-2493  
**Zheng, C.,** see Eshraghian, J.K., *TVLSI Dec. 2018* 2816-2829  
**Zheng, L.,** see Liu, L., *TVLSI Oct. 2018* 2143-2154  
**Zheng, Y.,** see Rozo, L., *TVLSI Jan. 2018* 11-22  
**Zheng, Y.,** see Qiu, L., *TVLSI Oct. 2018* 2175-2179  
**Zheng, Y.,** see Qiu, L., *TVLSI March 2018* 572-583  
**Zhou, D.,** see Zhou, H., *TVLSI July 2018* 1312-1325  
**Zhou, D.,** see Zhang, Y., *TVLSI Sept. 2018* 1613-1626  
**Zhou, D.,** see Liu, Q., *TVLSI April 2018* 756-767  
**Zhou, H.,** see Peng, S., *TVLSI Feb. 2018* 239-248

- Zhou, H.,** see Kong, S., *TVLSI Dec. 2018* 2648-2660  
**Zhou, H.,** Zhu, H., Cui, T., Pan, D.Z., Zhou, D., and Zeng, X., Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method; *TVLSI July 2018* 1312-1325

- Zhou, H.,** see Zhang, Y., *TVLSI Sept. 2018* 1613-1626  
**Zhou, M.,** see Low, Q.W., *TVLSI May 2018* 892-902  
**Zhou, M.,** see Cai, X., *TVLSI Nov. 2018* 2419-2430  
**Zhou, Z.,** see Guin, U., *TVLSI May 2018* 818-830  
**Zhu, H.,** see Zhou, H., *TVLSI July 2018* 1312-1325  
**Zhu, K.,** and Saxena, V., From Design to Test: A High-Speed PRBS; *TVLSI Oct. 2018* 2099-2107  
**Zhu, L.,** see Guo, J., *TVLSI May 2018* 991-994  
**Zhu, M.,** Zhuo, Y., Wang, C., Chen, W., and Xie, Y., Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications; *TVLSI May 2018* 831-840  
**Zhu, W.,** see Li, X., *TVLSI Nov. 2018* 2504-2517  
**Zhu, Y.,** see Song, Y., *TVLSI Feb. 2018* 416-420  
**Zhu, Y.,** see Wang, G.C., *TVLSI Nov. 2018* 2279-2289  
**Zhu, Y.,** see Qiu, L., *TVLSI March 2018* 572-583  
**Zhuo, Y.,** see Zhu, M., *TVLSI May 2018* 831-840  
**Zou, Z.,** see Liu, L., *TVLSI Oct. 2018* 2143-2154  
**Zwolinski, M.,** see Duan, S., *TVLSI Nov. 2018* 2205-2216

**SUBJECT INDEX****Numeric****III-V semiconductors**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. Hassan, A., +, *TVLSI Oct. 2018* 2085-2098

**A****AC-DC power converters**

A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. Low, Q.W., +, *TVLSI May 2018* 892-902

**Adaptive filters**

Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. Mula, S., +, *TVLSI Sept. 2018* 1750-1762

Approximate Sum-of-Products Designs Based on Distributed Arithmetic. Venkatachalam, S., +, *TVLSI Aug. 2018* 1604-1608

**Adaptive systems**

Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. Mula, S., +, *TVLSI Sept. 2018* 1750-1762

**Adders**

A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS. Qiu, L., +, *TVLSI March 2018* 572-583

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. Chen, X., +, *TVLSI July 2018* 1408-1412

A Simple Yet Efficient Accuracy-Configurable Adder Design. Xu, W., +, *TVLSI June 2018* 1112-1125

A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures. Aljafar, M.J., +, *TVLSI Jan. 2018* 23-36

An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. Wang, Y., +, *TVLSI Feb. 2018* 280-293

Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications. Pashaeifar, M., +, *TVLSI Nov. 2018* 2530-2541

Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates. Naseri, H., +, *TVLSI Aug. 2018* 1481-1493

Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder. Dalloo, A., +, *TVLSI Aug. 2018* 1595-1599

**Aerospace communication**

A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. Pham, T.H., +, *TVLSI May 2018* 924-932

**Aging**

- Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells. *Kim, J., +, TVLSI May 2018 855-866*  
 Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018 2205-2216*  
 SCARe: An SRAM-Based Countermeasure Against IC Recycling. *Guo, Z., +, TVLSI April 2018 744-755*

**Aircraft communication**

- Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators. *Shreejith, S., +, TVLSI June 2018 1183-1191*

**Amplifiers**

- A Reliable Strong PUF Based on Switched-Capacitor Circuit. *He, Z., +, TVLSI June 2018 1073-1083*  
 Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*  
 Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes. *Lin, I., +, TVLSI Jan. 2018 50-62*  
 Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs. *Bagheri, L., +, TVLSI June 2018 1051-1058*  
 Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation. *Jeong, H., +, TVLSI April 2018 609-620*  
 Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM. *Park, J., +, TVLSI Dec. 2018 2584-2590*

**Amplitude shift keying**

- A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. *Baylon, J., +, TVLSI Nov. 2018 2406-2418*

**Analog integrated circuits**

- Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC. *Dong, X., +, TVLSI March 2018 594-598*  
 Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018 1854-1867*

**Analog-digital conversion**

- A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018 1980-1988*  
 A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme. *Chung, Y., +, TVLSI Oct. 2018 1989-1998*  
 A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2199*  
 A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS. *Qiu, L., +, TVLSI March 2018 572-583*  
 A Continuous-Time MASH 1.1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*  
 A DC-to-1-GHz Continuously Tunable Bandpass ADC. *Sarma, V., +, TVLSI March 2018 558-571*  
 A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization. *Qiu, L., +, TVLSI Oct. 2018 2175-2179*  
 A Hybrid Design Automation Tool for SAR ADCs in IoT. *Ding, M., +, TVLSI Dec. 2018 2853-2862*  
 A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*  
 ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*  
 An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*  
 An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage. *Fu, Z., +, TVLSI Dec. 2018 2863-2872*  
 Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs. *O'Hare, D., +, TVLSI Feb. 2018 404-415*  
 Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018 2279-2289*

- High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure. *Mao, W., +, TVLSI May 2018 995-999*  
 Passive Noise Shaping in SAR ADC With Improved Efficiency. *Song, Y., +, TVLSI Feb. 2018 416-420*

- Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic. *Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*

**Android (operating system)**

- Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. *Bhat, G., +, TVLSI March 2018 544-557*

+ Check author entry for co-authors

**Application specific integrated circuits**

- A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018 2268-2278*  
 A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications. *Tsatsaragos, I., +, TVLSI Jan. 2018 182-195*  
 An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs. *Gnud, D.R.E., +, TVLSI Oct. 2018 1817-1830*  
 Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding. *Schulze, T.E., +, TVLSI Oct. 2018 2007-2015*  
 Low-Cost Sorting Network Circuits Using Unary Processing. *Najafi, M.H., +, TVLSI Aug. 2018 1471-1480*  
 Memristor-Based Hardware Accelerator for Image Compression. *Halawani, Y., +, TVLSI Dec. 2018 2749-2758*

**Approximation theory**

- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*  
 Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers. *Leon, V., +, TVLSI March 2018 421-430*  
 Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018 1604-1608*  
 Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System. *Raha, A., +, TVLSI Dec. 2018 2884-2897*  
 Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks. *Nourazar, M., +, TVLSI Dec. 2018 2684-2695*  
 Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*  
 Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error. *Mrazek, V., +, TVLSI Nov. 2018 2572-2576*  
 VOSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018 1204-1208*

**Asynchronous circuits**

- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*  
 Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information. *Levi, I., +, TVLSI Jan. 2018 82-95*

**Authorization**

- Memristors for Secret Sharing-Based Lightweight Authentication. *Arafin, M.T., +, TVLSI Dec. 2018 2671-2683*  
 Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

**Automatic test equipment**

- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*  
 All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate. *Jung, D., +, TVLSI June 2018 1015-1025*

**B****Band-pass filters**

- A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications. *Mincey, J.S., +, TVLSI June 2018 1192-1203*  
 Temperature Sensitivity and Compensation on a Reconfigurable Platform. *Shah, S., +, TVLSI March 2018 604-607*

**Bandwidth**

- ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices. *Hong, J., +, TVLSI Sept. 2018 1802-1806*

**Bayes methods**

- A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018 792-802*

**BCH codes**

- Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018 1290-1300*

**BiCMOS integrated circuits**

- From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*  
 Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design. *Mirajkar, P., +, TVLSI March 2018 589-593*  
 Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop. *Thakkar, A., +, TVLSI Dec. 2018 2873-2883*

**BiCMOS memory circuits**

- A Voltage-Time Model for Memristive Devices. *Lupo, N., +, TVLSI Aug. 2018 1452-1460*

**Bioelectric phenomena**

- A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2189*  
 Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*

**Biological tissues**

- Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*

**Biomechanics**

- A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2189*

**Biomedical electrodes**

- A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2189*  
 Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*

**Biomedical electronics**

- A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*  
 A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*  
 An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*  
 Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*

**Biosensors**

- A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I/Q Mismatch Calibration in 65-nm CMOS. *Ma, S., +, TVLSI Aug. 2018 1554-1564*

**Bipolar transistor circuits**

- A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT. *Wang, L., +, TVLSI Oct. 2018 2190-2194*

**Biquadratic filters**

- A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*

- A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells. *Liu, J., +, TVLSI June 2018 1126-1138*

**Body area networks**

- Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer. *El-Mohandes, A.M., +, TVLSI Nov. 2018 2372-2385*

**Bolometers**

- An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*

**Boolean functions**

- Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*  
 Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors. *Refan, F., +, TVLSI Oct. 2018 1845-1853*

**Bootstrap circuits**

- Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion. *Sandhu, T.S., +, TVLSI Oct. 2018 2165-2169*

+ Check author entry for co-authors

**Brain**

- A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*  
 A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018 2795-2805*

- Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

**Brain-computer interfaces**

- Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

**Bridge circuits**

- Current Optimized Coset Coding for Efficient RRAM Programming. *Chakraborty, S., +, TVLSI May 2018 1000-1004*

**Buffer circuits**

- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*  
 Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018 2395-2405*

**Buffer storage**

- Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018 1699-1712*

**Built-in self test**

- A Reliable Strong PUF Based on Switched-Capacitor Circuit. *He, Z., +, TVLSI June 2018 1073-1083*  
 Observation Points on State Variables for the Compaction of Multicycle Tests. *Pomeranz, I., TVLSI Nov. 2018 2567-2571*

**C****C++ listings**

- A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

**Cache storage**

- PhLock*: A Cache Energy Saving Technique Using Phase-Based Cache Locking. *Adegbijra, T., +, TVLSI Jan. 2018 110-121*  
 A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories. *Lee, A., +, TVLSI Feb. 2018 272-279*  
 A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory. *Huang, I., +, TVLSI April 2018 663-670*  
 An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. *Xue, L., +, TVLSI March 2018 484-495*  
 An Adaptive Mechanism for Designing Efficient Snoop Filters. *Lin, C., +, TVLSI July 2018 1233-1240*  
 Boosting NVDIMM Performance With a Lightweight Caching Algorithm. *Tsao, C., +, TVLSI Aug. 2018 1518-1530*  
 High-Density SOT-MRAM Based on Shared Bitline Structure. *Seo, Y., +, TVLSI Aug. 2018 1600-1603*  
 Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. *Hameed, F., +, TVLSI June 2018 1059-1072*  
 Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches. *Agarwal, S., +, TVLSI Oct. 2018 1881-1894*

**Calibration**

- A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC. *El-Halwagi, W., +, TVLSI Oct. 2018 1967-1979*  
 A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme. *Chung, Y., +, TVLSI Oct. 2018 1989-1998*  
 A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*  
 A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I/Q Mismatch Calibration in 65-nm CMOS. *Ma, S., +, TVLSI Aug. 2018 1554-1564*  
 A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohhata, K., +, TVLSI Sept. 2018 1777-1787*  
 A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme. *Juanda, .., +, TVLSI Nov. 2018 2299-2309*  
 A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization. *Qiu, L., +, TVLSI Oct. 2018 2175-2179*  
 A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018 1763-1776*

- All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate. *Jung, D., +, TVLSI June 2018 1015-1025*
- An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*
- Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018 2279-2289*
- Cameras**
- Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System. *Raha, A., +, TVLSI Dec. 2018 2884-2897*
- Capacitance**
- Application and Product-Volume-Specific Customization of BEOL Metal Pitch. *Pagliarini, S.N., +, TVLSI Sept. 2018 1627-1636*
- Capacitors**
- A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018 1980-1988*
- A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation. *Kim, S., +, TVLSI Oct. 2018 1999-2006*
- A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohata, K., +, TVLSI Sept. 2018 1777-1787*
- A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018 1763-1776*
- A Reliable Strong PUF Based on Switched-Capacitor Circuit. *He, Z., +, TVLSI June 2018 1073-1083*
- A Two-Dimensional Associative Processor. *Yantir, H.E., +, TVLSI Sept. 2018 1659-1670*
- An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage. *Fu, Z., +, TVLSI Dec. 2018 2863-2872*
- Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018 1788-1801*
- Carrier mobility**
- Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*
- Carry logic**
- A Simple Yet Efficient Accuracy-Configurable Adder Design. *Xu, W., +, TVLSI June 2018 1112-1125*
- Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications. *Pashaeifar, M., +, TVLSI Nov. 2018 2530-2541*
- Cellular neural networks**
- Adaptive Precision Cellular Nonlinear Network. *Kung, J., +, TVLSI May 2018 841-854*
- Channel coding**
- A Source and Channel Coding Approach for Improving Flash Memory Endurance. *Freudenberger, J., +, TVLSI May 2018 981-990*
- Chaos**
- Taming Spatiotemporal Chaos in Forced Memristive Arrays. *Buscarino, A., +, TVLSI Dec. 2018 2947-2954*
- Charge pump circuits**
- A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018 933-944*
- A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*
- From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*
- Charge transfer**
- A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018 1763-1776*
- Checkpointing**
- Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. *Raha, A., +, TVLSI Feb. 2018 294-307*
- Circuit complexity**
- An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs. *Gnad, D.R.E., +, TVLSI Oct. 2018 1817-1830*
- Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*
- Circuit feedback**
- A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. *Baylon, J., +, TVLSI Nov. 2018 2406-2418*
- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*
- A Highly Efficient Composite Class-AB–AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads. *Pourashraf, S., +, TVLSI Oct. 2018 2061-2072*
- A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*
- Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint. *Zhan, X., +, TVLSI Aug. 2018 1580-1584*
- Circuit noise**
- Fast Analysis of Time Interval Error in Current-Mode Drivers. *Tripathi, J.N., +, TVLSI Feb. 2018 367-377*
- Circuit optimization**
- A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*
- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*
- Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018 2395-2405*
- Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM. *Yin, S., +, TVLSI Nov. 2018 2345-2357*
- Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018 1854-1867*
- Fine-Grained Energy-Constrained Microprocessor Pipeline Design. *Gebregiorgis, A., +, TVLSI March 2018 457-469*
- Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018 2205-2216*
- Circuit reliability**
- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*
- Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018 2431-2442*
- Circuit simulation**
- A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*
- Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018 2431-2442*
- Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks. *Nourazar, M., +, TVLSI Dec. 2018 2684-2695*
- Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation. *Lee, W., +, TVLSI Nov. 2018 2518-2529*
- VOSsim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018 1204-1208*
- Circuit stability**
- A DfT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018 1609-1612*
- A Highly Efficient Composite Class-AB–AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads. *Pourashraf, S., +, TVLSI Oct. 2018 2061-2072*
- A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*
- Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint. *Zhan, X., +, TVLSI Aug. 2018 1580-1584*
- Erratum to “Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint” [DOI: 10.1109/TVLSI.2018.2818079]. *, TVLSI Dec. 2018 2956*
- SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability. *Clark, L.T., +, TVLSI Oct. 2018 2027-2037*
- Circuit synthesis**
- Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018 1788-1801*
- Circuit testing**
- Observation Points on State Variables for the Compaction of Multicycle Tests. *Pomeranz, I., TVLSI Nov. 2018 2567-2571*

+ Check author entry for co-authors

## Circuit tuning

A 0.9-nW, 101-Hz, and  $46.3\text{-}\mu\text{V}_{\text{rms}}$  IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*

A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC. *El-Halwagy, W., +, TVLSI Oct. 2018 1967-1979*

A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications. *Mincey, J.S., +, TVLSI June 2018 1192-1203*

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors. *Pathak, D., +, TVLSI Nov. 2018 2230-2240*

## Clock and data recovery circuits

A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018 522-530*

## Clock distribution networks

Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018 2395-2405*

DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018 2108-2117*

## Clocks

A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018 522-530*

A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018 1151-1158*

A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*

A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*

A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS. *Milicevic, M., +, TVLSI Oct. 2018 1908-1921*

All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate. *Jung, D., +, TVLSI June 2018 1015-1025*

An FPGA-Based Phase Measurement System. *Mitra, J., +, TVLSI Jan. 2018 133-142*

Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*

Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018 2395-2405*

Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018 2648-2660*

Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018 1807-1811*

On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018 1377-1390*

Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*

Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic. *Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*

Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. *Ratkovic, I., +, TVLSI April 2018 639-652*

## CMOS analog integrated circuits

A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018 1151-1158*

A Highly Efficient Composite Class-AB-AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads. *Pourashraf, S., +, TVLSI Oct. 2018 2061-2072*

An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits. *Wang, D., +, TVLSI May 2018 958-968*

## CMOS digital integrated circuits

A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018 933-944*

A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC. *El-Halwagy, W., +, TVLSI Oct. 2018 1967-1979*

A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme. *Chung, Y., +, TVLSI Oct. 2018 1989-1998*

A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018 522-530*

A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme. *Juanda, ., +, TVLSI Nov. 2018 2299-2309*

A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018 1151-1158*

A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*

ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*

All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate. *Jung, D., +, TVLSI June 2018 1015-1025*

Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW. *Chen, P., +, TVLSI Dec. 2018 2898-2906*

Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018 2279-2289*

High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure. *Mao, W., +, TVLSI May 2018 995-999*

## CMOS image sensors

Neuromorphic Vision Hybrid RRAM-CMOS Architecture. *Eshraghian, J.K., +, TVLSI Dec. 2018 2816-2829*

## CMOS integrated circuits

A 0.013-mm<sup>2</sup> 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS. *Balachandran, A., +, TVLSI March 2018 599-603*

A 0.9-2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018 933-944*

A 0.9-nW, 101-Hz, and  $46.3\text{-}\mu\text{V}_{\text{rms}}$  IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*

A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT. *Wang, L., +, TVLSI Oct. 2018 2190-2194*

A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018 1171-1182*

A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications. *Mincey, J.S., +, TVLSI June 2018 1192-1203*

A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*

A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS. *Qiu, L., +, TVLSI March 2018 572-583*

A 2- $\mu$ s Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks. *Hwang, Y., +, TVLSI Jan. 2018 216-220*

A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation. *Kim, S., +, TVLSI Oct. 2018 1999-2006*

A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*

A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I/Q Mismatch Calibration in 65-nm CMOS. *Ma, S., +, TVLSI Aug. 2018 1554-1564*

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation. *Li, C., +, TVLSI July 2018 1391-1402*

A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM. *Lei, Y., +, TVLSI July 2018 1268-1276*

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*

A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems. *Tsai, Y., +, TVLSI May 2018 945-957*

A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*

A DC-to-1-GHz Continuously Tunable Bandpass ADC. *Sarma, V., +, TVLSI March 2018 558-571*

A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells. *Liu, J., +, TVLSI June 2018 1126-1138*

+ Check author entry for co-authors

- A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018 2795-2805*
- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*
- A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization. *Qiu, L., +, TVLSI Oct. 2018 2175-2179*
- A Hybrid Design Automation Tool for SAR ADCs in IoT. *Ding, M., +, TVLSI Dec. 2018 2853-2862*
- A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm. *Wang, L., +, TVLSI July 2018 1403-1407*
- A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS. *Milicevic, M., +, TVLSI Oct. 2018 1908-1921*
- A New Fast-Response Current-Mode Buck Converter With Improved  $I^2$ -Controlled Techniques. *Chen, J., +, TVLSI May 2018 903-911*
- A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory. *Chen, X., +, TVLSI July 2018 1277-1289*
- A Reliable Strong PUF Based on Switched-Capacitor Circuit. *He, Z., +, TVLSI June 2018 1073-1083*
- A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*
- A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018 892-902*
- A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation. *Ji, Y., +, TVLSI Nov. 2018 2310-2321*
- An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*
- An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage. *Fu, Z., +, TVLSI Dec. 2018 2863-2872*
- An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018 201-205*
- Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders. *Nguyen-Ly, T.T., +, TVLSI March 2018 508-521*
- Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs. *O'Hare, D., +, TVLSI Feb. 2018 404-415*
- Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*
- Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion. *Sandhu, T.S., +, TVLSI Oct. 2018 2165-2169*
- Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018 2648-2660*
- Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*
- Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer. *El-Mohandes, A.M., +, TVLSI Nov. 2018 2372-2385*
- High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure. *Mao, W., +, TVLSI May 2018 995-999*
- Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information. *Levi, I., +, TVLSI Jan. 2018 82-95*
- Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates. *Naseri, H., +, TVLSI Aug. 2018 1481-1493*
- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*
- Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*
- Temperature Sensitivity and Compensation on a Reconfigurable Platform. *Shah, S., +, TVLSI March 2018 604-607*
- Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic. *Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*
- Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*
- VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems. *Hsieh, J., +, TVLSI Feb. 2018 262-271*
- Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018 653-662*

### CMOS logic circuits

- A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018 1980-1988*
- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*
- Configurable Logic Operations Using Hybrid CRS-CMOS Cells. *Wang, X., +, TVLSI Dec. 2018 2641-2647*
- DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018 2108-2117*
- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018 2542-2552*
- Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018 1585-1589*
- High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*
- Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018 2205-2216*
- Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018 1223-1232*
- Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates. *Naseri, H., +, TVLSI Aug. 2018 1481-1493*
- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*
- Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*
- Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. *Xie, M., +, TVLSI Nov. 2018 2443-2455*

### CMOS memory circuits

- A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018 2335-2344*
- A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*
- A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018 2795-2805*
- A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018 2494-2503*
- An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. *Xue, L., +, TVLSI March 2018 484-495*
- Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018 2648-2660*
- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications. *Guo, J., +, TVLSI May 2018 991-994*
- Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM. *Grossi, A., +, TVLSI Dec. 2018 2599-2607*
- High-Density SOT-MRAM Based on Shared Bitline Structure. *Seo, Y., +, TVLSI Aug. 2018 1600-1603*
- High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*
- Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell. *Giterman, R., +, TVLSI Oct. 2018 2180-2184*
- Stateful Memristor-Based Search Architecture. *Halawani, Y., +, TVLSI Dec. 2018 2773-2780*
- Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM. *Park, J., +, TVLSI Dec. 2018 2584-2590*

### CMOS technology

- A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohhata, K., +, TVLSI Sept. 2018 1777-1787*
- A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018 1763-1776*
- Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018 1788-1801*

### Cognition

- A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*

**Cognitive radio**

Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators. *Shreejith, S., +, TVLSI June 2018 1183-1191*

**Combinational circuits**

Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance. *Bonnoit, T., +, TVLSI Aug. 2018 1438-1451*

Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*

**Comparators (circuits)**

A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018 1980-1988*

A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*

A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization. *Qiu, L., +, TVLSI Oct. 2018 2175-2179*

A Hybrid Design Automation Tool for SAR ADCs in IoT. *Ding, M., +, TVLSI Dec. 2018 2853-2862*

A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*

A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*

Passive Noise Shaping in SAR ADC With Improved Efficiency. *Song, Y., +, TVLSI Feb. 2018 416-420*

**Compensation**

A Highly Efficient Composite Class-AB-AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads. *Pourashraf, S., +, TVLSI Oct. 2018 2061-2072*

A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*

**Complexity theory**

A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018 1763-1776*

Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. *Mula, S., +, TVLSI Sept. 2018 1750-1762*

Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption. *Ye, J., +, TVLSI Sept. 2018 1727-1736*

**Compressed sensing**

Exploiting Memristors for Compressive Sampling of Sensory Signals. *Qian, F., +, TVLSI Dec. 2018 2737-2748*

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*

Identifying Single-Event Transient Location Based on Compressed Sensing. *Shao, C., +, TVLSI April 2018 768-777*

The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection. *Liu, S., +, TVLSI Feb. 2018 319-328*

**Computability**

Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*

Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors. *Refan, F., +, TVLSI Oct. 2018 1845-1853*

**Computational complexity**

A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding. *Schulze, T.E., +, TVLSI Oct. 2018 2007-2015*

Provably Good Max-Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. *Lin, Z., +, TVLSI Feb. 2018 378-391*

**Computer architecture**

Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. *Mula, S., +, TVLSI Sept. 2018 1750-1762*

ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018 249-261*

Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018 2581-2583*

ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices. *Hong, J., +, TVLSI Sept. 2018 1802-1806*

**Computer bugs**

Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018 1699-1712*

**Computer vision**

Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System. *Raha, A., +, TVLSI Dec. 2018 2884-2897*

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

Neuromorphic Vision Hybrid RRAM-CMOS Architecture. *Eshraghian, J.K., +, TVLSI Dec. 2018 2816-2829*

Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*

**Content-addressable storage**

A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018 2795-2805*

Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM. *Grossi, A., +, TVLSI Dec. 2018 2599-2607*

High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*

**Convergence**

Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. *Mula, S., +, TVLSI Sept. 2018 1750-1762*

**Converters**

Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion. *Sandhu, T.S., +, TVLSI Oct. 2018 2165-2169*

**Convolution**

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. *Chen, X., +, TVLSI July 2018 1408-1412*

Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*

Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA. *Ma, Y., +, TVLSI July 2018 1354-1367*

SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask. *Shang, L., +, TVLSI Dec. 2018 2830-2841*

Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

**Cooling**

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018 1241-1253*

Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy. *Shin, D., +, TVLSI June 2018 1159-1170*

**Coplanar waveguides**

Architectural Impacts of RFlop: RF to Address I/O Pad and Memory Controller Scalability. *Marino, M.D., +, TVLSI Aug. 2018 1494-1507*

**Copper**

Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018 969-980*

**Copper alloys**

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018 239-248*

**Coprocessors**

Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*

Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*

**Correlation methods**

From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*

**Cost reduction**

Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder. *Daloo, A., +, TVLSI Aug. 2018 1595-1599*

**Counting circuits**

A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*

**Couplings**

Application and Product-Volume-Specific Customization of BEOL Metal Pitch. *Pagliarini, S.N., +, TVLSI Sept. 2018 1627-1636*

**Cryptographic protocols**

Memristors for Secret Sharing-Based Lightweight Authentication. *Arafin, M.T., +, TVLSI Dec. 2018 2671-2683*

Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF. *Che, W., +, TVLSI April 2018 733-743*

**Cryptography**

A Combined Optimization-Theoretic and Side-Channel Approach for Attacking Strong Physical Unclonable Functions. *Liu, Y., +, TVLSI Jan. 2018 73-81*

Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018 2431-2442*

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding. *Schulze, T.E., +, TVLSI Oct. 2018 2007-2015*

Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery. *Roelke, A., +, TVLSI Oct. 2018 2016-2026*

DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehrani, F., +, TVLSI June 2018 1084-1097*

Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*

Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell. *Giterman, R., +, TVLSI Oct. 2018 2180-2184*

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*

Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. *Xie, M., +, TVLSI Nov. 2018 2443-2455*

**Crystal defects**

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*

**Crystal oscillators**

A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018 1151-1158*

**Current-mode circuits**

A New Fast-Response Current-Mode Buck Converter With Improved  $I^2$ -Controlled Techniques. *Chen, J., +, TVLSI May 2018 903-911*

**Current-mode logic**

DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018 2108-2117*

**Cyclic codes**

A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications. *Tsatsaragos, I., +, TVLSI Jan. 2018 182-195*

**D****Data analysis**

Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell. *Rupesh, Y.K., +, TVLSI Dec. 2018 2709-2722*

**Data compression**

A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*

A Source and Channel Coding Approach for Improving Flash Memory Endurance. *Freudenberger, J., +, TVLSI May 2018 981-990*

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

Memristor-Based Hardware Accelerator for Image Compression. *Halawani, Y., +, TVLSI Dec. 2018 2749-2758*

Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors. *Huang, P., TVLSI Oct. 2018 2155-2159*

+ Check author entry for co-authors

**Data privacy**

Memristors for Secret Sharing-Based Lightweight Authentication. *Arafin, M.T., +, TVLSI Dec. 2018 2671-2683*

**Data protection**

Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*

**Data transfer**

ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices. *Hong, J., +, TVLSI Sept. 2018 1802-1806*

**DC-DC power converters**

A 2- $\mu$ s Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks. *Hwang, Y., +, TVLSI Jan. 2018 216-220*

Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018 1139-1150*

**Decision trees**

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

**Decoding**

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS. *Milicevic, M., +, TVLSI Oct. 2018 1908-1921*

A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications. *Tsatsaragos, I., +, TVLSI Jan. 2018 182-195*

Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. *Gracia-Moran, J., +, TVLSI Oct. 2018 2132-2142*

**Delay circuits**

A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory. *Chen, X., +, TVLSI July 2018 1277-1289*

Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop. *Thakkar, A., +, TVLSI Dec. 2018 2873-2883*

**Delay filters**

A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS. *Qiu, L., +, TVLSI March 2018 572-583*

**Delays**

Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation. *Kim, J., +, TVLSI Jan. 2018 37-49*

Dynamic Choke Sensing for Timing Error Resilience in NTC Systems. *Bal, A., +, TVLSI Jan. 2018 1-10*

Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018 1223-1232*

**Delta-sigma modulation**

A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation. *Kim, S., +, TVLSI Oct. 2018 1999-2006*

A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*

A DC-to-1-GHz Continuously Tunable Bandpass ADC. *Sarma, V., +, TVLSI March 2018 558-571*

**Design automation**

Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018 2581-2583*

**Design for testability**

A 28-nm IRIW Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018 2335-2344*

A DFT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018 1609-1612*

**Detectors**

Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018 1807-1811*

**Dielectric materials**

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018 239-248*

## Differential amplifiers

A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018* 2335-2344

Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018* 2935-2946

## Digital arithmetic

Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers. *Leon, V., +, TVLSI March 2018* 421-430

## Digital communication

A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018* 924-932

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications. *Gao, Z., +, TVLSI Jan. 2018* 211-215

Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators. *Shreejith, S., +, TVLSI June 2018* 1183-1191

## Digital control

An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications.

*Liu, Z., +, TVLSI Aug. 2018* 1565-1574

Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018* 1139-1150

## Digital phase locked loops

A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018* 933-944

## Digital signal processing chips

A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018* 2118-2131

A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018* 924-932

A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition. *Chen, X., +, TVLSI Oct. 2018* 1953-1966

Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications. *Pashaeifar, M., +, TVLSI Nov. 2018* 2530-2541

Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018* 1604-1608

SiMT-DSP: A Massively Multithreaded DSP Architecture. *Perach, B., +, TVLSI Aug. 2018* 1413-1426

## Digital storage

An Area-Efficient BIRA With 1-D Spare Segments. *Kim, D., +, TVLSI Jan. 2018* 206-210

## Digital-analog conversion

A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018* 1980-1988

A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme. *Chung, Y., +, TVLSI Oct. 2018* 1989-1998

A 2-MHz BW 82-dB DR Continuous-Time Delta–Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation. *Kim, S., +, TVLSI Oct. 2018* 1999-2006

A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme. *Juanda, .., +, TVLSI Nov. 2018* 2299-2309

A Continuous-Time MASH 1-1-1 Delta–Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018* 756-767

A High-Speed 2-bit/Cycle SAR ADC With Time-Domain Quantization. *Qiu, L., +, TVLSI Oct. 2018* 2175-2179

A Hybrid Design Automation Tool for SAR ADCs in IoT. *Ding, M., +, TVLSI Dec. 2018* 2853-2862

An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage. *Fu, Z., +, TVLSI Dec. 2018* 2863-2872

Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018* 2279-2289

High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure. *Mao, W., +, TVLSI May 2018* 995-999

## Discrete cosine transforms

A Simple Yet Efficient Accuracy-Configurable Adder Design. *Xu, W., +, TVLSI June 2018* 1112-1125

Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications. *Pashaeifar, M., +, TVLSI Nov. 2018* 2530-2541

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018* 867-877

## Discrete wavelet transforms

Memristor-Based Hardware Accelerator for Image Compression. *Halawani, Y., +, TVLSI Dec. 2018* 2749-2758

## Distortion

Provably Good Max-Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. *Lin, Z., +, TVLSI Feb. 2018* 378-391

## Distributed arithmetic

Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018* 1604-1608

## Dividing circuits

Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018* 1290-1300

## DRAM chips

Boosting NVDIMM Performance With a Lightweight Caching Algorithm. *Tsao, C., +, TVLSI Aug. 2018* 1518-1530

Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications. *Zhu, M., +, TVLSI May 2018* 831-840

Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. *Xie, M., +, TVLSI Nov. 2018* 2443-2455

## Driver circuits

Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018* 2628-2640

Fast Analysis of Time Interval Error in Current-Mode Drivers. *Tripathi, J.N., +, TVLSI Feb. 2018* 367-377

Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018* 878-891

## Dynamic range

Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018* 1788-1801

# E

## Edge detection

A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018* 2050-2060

SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask. *Shang, L., +, TVLSI Dec. 2018* 2830-2841

## Electric breakdown

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239-248

## Electric fields

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239-248

## Electrocardiography

A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018* 2290-2298

Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors. *Huang, P., TVLSI Oct. 2018* 2151-2159

## Electromagnetic interference

A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018* 1151-1158

## Electromigration

DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018* 2108-2117

Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018* 1854-1867

Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018* 969-980

High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. *Gopal, S., +, TVLSI Dec. 2018* 2921-2934

Postvoiding FEM Analysis for Electromigration Failure Characterization. *Zhao, H., +, TVLSI Nov. 2018* 2483-2493

Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs. *Wang, S., +, TVLSI March 2018* 531-543

+ Check author entry for co-authors

**Electron beam lithography**

Provably Good Max-Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. *Lin, Z., +, TVLSI Feb. 2018 378-391*

**Electronic design automation**

A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*

**Electronic engineering computing**

A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018 792-802*

Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*

ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018 249-261*

Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*

VOSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018 1204-1208*

**Electronics packaging**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Elemental semiconductors**

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Embedded systems**

*PhLock*: A Cache Energy Saving Technique Using Phase-Based Cache Locking. *Adegbija, T., +, TVLSI Jan. 2018 110-121*

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing. *Liu, L., +, TVLSI Oct. 2018 2143-2154*

Computing in Memory With Spin-Transfer Torque Magnetic RAM. *Jain, S., +, TVLSI March 2018 470-483*

Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design. *Prakash, A., +, TVLSI March 2018 445-456*

Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018 684-696*

**Emissivity**

Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits. *Yu, H., +, TVLSI May 2018 912-923*

**Encoding**

A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*

Current Optimized Coset Coding for Efficient RRAM Programming. *Chakraborty, S., +, TVLSI May 2018 1000-1004*

Low-Cost Sorting Network Circuits Using Unary Processing. *Najafi, M.H., +, TVLSI Aug. 2018 1471-1480*

**Encryption**

Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption. *Ye, J., +, TVLSI Sept. 2018 1727-1736*

**Energy conservation**

An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*

Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications. *Pashaeifar, M., +, TVLSI Nov. 2018 2530-2541*

Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*

Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*

ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018 249-261*

Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors. *Ciprut, A., +, TVLSI April 2018 711-719*

Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018 778-791*

Fine-Grained Energy-Constrained Microprocessor Pipeline Design. *Gebregiorgis, A., +, TVLSI March 2018 457-469*

Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. *Hameed, F., +, TVLSI June 2018 1059-1072*

Racetrack Queues for Extremely Low-Energy FIFOs. *Kline, D., +, TVLSI Aug. 2018 1531-1544*

Symmetric 2-D-Memory Access to Multidimensional Data. *George, S., +, TVLSI June 2018 1040-1050*

+ Check author entry for co-authors

**Energy consumption**

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

**Energy harvesting**

Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW. *Chen, P., +, TVLSI Dec. 2018 2898-2906*

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018 1241-1253*

Fine-Grained Energy-Constrained Microprocessor Pipeline Design. *Gebregiorgis, A., +, TVLSI March 2018 457-469*

Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*

**Entropy**

DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018 1084-1097*

Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF. *Che, W., +, TVLSI April 2018 733-743*

**Equalizers**

A 0.013-mm<sup>2</sup> 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS. *Balachandran, A., +, TVLSI March 2018 599-603*

A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018 522-530*

**Error analysis**

An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*

Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method. *Zhou, H., +, TVLSI July 2018 1312-1325*

**Error correction**

Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018 2431-2442*

Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018 2279-2289*

Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic. *Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*

**Error correction codes**

A Source and Channel Coding Approach for Improving Flash Memory Endurance. *Freudenberger, J., +, TVLSI May 2018 981-990*

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications. *Gao, Z., +, TVLSI Jan. 2018 211-215*

Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders. *Nguyen-Ly, T.T., +, TVLSI March 2018 508-521*

Basic-Set Trellis Min–Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*

Computing in Memory With Spin-Transfer Torque Magnetic RAM. *Jain, S., +, TVLSI March 2018 470-483*

Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction. *Li, J., +, TVLSI Feb. 2018 221-229*

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. *Gracia-Moran, J., +, TVLSI Oct. 2018 2132-2142*

**Error detection codes**

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. *Gracia-Moran, J., +, TVLSI Oct. 2018 2132-2142*

**Error statistics**

A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS. *Milicevic, M., +, TVLSI Oct. 2018 1908-1921*

Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*

**Evolutionary computation**

A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*

**Exchange interactions (electron)**

Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*

**Eye**

Neuromorphic Vision Hybrid RRAM-CMOS Architecture. *Eshraghian, J.K., +, TVLSI Dec. 2018 2816-2829*

**F****Failure analysis**

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*

A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018 2494-2503*

Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018 239-248*

Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs. *Wang, S., +, TVLSI March 2018 531-543*

**Fast Fourier transforms**

A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition. *Chen, X., +, TVLSI Oct. 2018 1953-1966*

Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018 2648-2660*

**Fault diagnosis**

A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018 2254-2267*

Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories. *Zhang, J., +, TVLSI Nov. 2018 2358-2371*

Observation Points on State Variables for the Compaction of Multicycle Tests. *Pomeranz, I., TVLSI Nov. 2018 2567-2571*

Selecting Functional Test Sequences for Defect Diagnosis. *Pomeranz, I., TVLSI Oct. 2018 2160-2164*

**Fault simulation**

Observation Points on State Variables for the Compaction of Multicycle Tests. *Pomeranz, I., TVLSI Nov. 2018 2567-2571*

**Fault tolerance**

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing. *Liu, L., +, TVLSI Oct. 2018 2143-2154*

A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018 2268-2278*

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications. *Gao, Z., +, TVLSI Jan. 2018 211-215*

Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories. *Zhang, J., +, TVLSI Nov. 2018 2358-2371*

Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018 1585-1589*

Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018 11-22*

**Fault tolerant computing**

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing. *Liu, L., +, TVLSI Oct. 2018 2143-2154*

**Feature extraction**

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

Contactless Testing for Prebond Interposers. *Hsu, K., +, TVLSI June 2018 1005-1014*

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

Novel Feature Selection Algorithm for Thermal Prediction Model. *Abad, J.M.N., +, TVLSI Oct. 2018 1831-1844*

Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*

**Feature selection**

Novel Feature Selection Algorithm for Thermal Prediction Model. *Abad, J.M.N., +, TVLSI Oct. 2018 1831-1844*

**Feedback**

DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018 1084-1097*

**Feedback circuits**

Erratum to “Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint” [DOI: 10.1109/TVLSI.2018.2818079]. *TVLSI Dec. 2018 2956*

**Feedforward**

Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018 653-662*

**Feedforward neural networks**

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. *Chen, X., +, TVLSI July 2018 1408-1412*

An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*

Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks. *Nourazar, M., +, TVLSI Dec. 2018 2684-2695*

Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications. *Zhu, M., +, TVLSI May 2018 831-840*

SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask. *Shang, L., +, TVLSI Dec. 2018 2830-2841*

Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

**Ferroelectric storage**

Symmetric 2-D-Memory Access to Multidimensional Data. *George, S., +, TVLSI June 2018 1040-1050*

**Field effect logic circuits**

Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018 1290-1300*

**Field effect MIMIC**

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation. *Li, C., +, TVLSI July 2018 1391-1402*

**Field effect MMIC**

A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*

**Field effect transistor circuits**

Symmetric 2-D-Memory Access to Multidimensional Data. *George, S., +, TVLSI June 2018 1040-1050*

**Field effect transistors**

Ink-Jet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*

**Field programmable analog arrays**

Temperature Sensitivity and Compensation on a Reconfigurable Platform. *Shah, S., +, TVLSI March 2018 604-607*

**Field programmable gate arrays**

A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018 924-932*

A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*

A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018 2268-2278*

A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND–XOR Structures. *Aljafar, M.J., +, TVLSI Jan. 2018 23-36*

Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications. *Gao, Z., +, TVLSI Jan. 2018 211-215*

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs. *Gnad, D.R.E., +, TVLSI Oct. 2018 1817-1830*

An FPGA-Based Phase Measurement System. *Mitra, J., +, TVLSI Jan. 2018 133-142*

Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018 2431-2442*

Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators. *Shreejith, S., +, TVLSI June 2018 1183-1191*

Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method. *Liu, Q., +, TVLSI Aug. 2018 1575-1579*

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*

High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators. *Yang, P., +, TVLSI July 2018 1209-1222*

High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*

- Low-Cost Sorting Network Circuits Using Unary Processing. *Najafi, M.H., +, TVLSI Aug. 2018 1471-1480*
- Low-Power SDR Design on an FPGA for Intersatellite Communications. *Cai, X., +, TVLSI Nov. 2018 2419-2430*
- Memory-Based Architecture for Multicharacter Aho–Corasick String Matching. *Wang, X., +, TVLSI Jan. 2018 143-154*
- Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF. *Che, W., +, TVLSI April 2018 733-743*
- Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA. *Ma, Y., +, TVLSI July 2018 1354-1367*
- Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*
- SiMT-DSP: A Massively Multithreaded DSP Architecture. *Perach, B., +, TVLSI Aug. 2018 1413-1426*
- The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection. *Liu, S., +, TVLSI Feb. 2018 319-328*
- Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. *Ochi, H., +, TVLSI Dec. 2018 2723-2736*
- Finance**
- A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*
- Fingerprint identification**
- Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery. *Roelke, A., +, TVLSI Oct. 2018 2016-2026*
- Finite difference methods**
- Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018 969-980*
- Finite element analysis**
- Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018 239-248*
- Postvoiding FEM Analysis for Electromigration Failure Characterization. *Zhao, H., +, TVLSI Nov. 2018 2483-2493*
- Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method. *Zhou, H., +, TVLSI July 2018 1312-1325*
- FIR filters**
- A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018 522-530*
- A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications. *Mincey, J.S., +, TVLSI June 2018 1192-1203*
- A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*
- Flash memories**
- A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash. *Chen, S., +, TVLSI Nov. 2018 2322-2334*
- A Source and Channel Coding Approach for Improving Flash Memory Endurance. *Freudenberger, J., +, TVLSI May 2018 981-990*
- Boosting NVDIMM Performance With Lightweight Caching Algorithm. *Tsao, C., +, TVLSI Aug. 2018 1518-1530*
- Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. *Raha, A., +, TVLSI Feb. 2018 294-307*
- Flexible electronics**
- Inkjet-Printed EGFFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*
- Flip-flops**
- A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018 1980-1988*
- A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*
- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*
- A DFT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018 1609-1612*
- A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018 924-932*
- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*
- DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018 2108-2117*
- Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018 2648-2660*
- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture. *Ali, K., +, TVLSI April 2018 630-638*
- Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018 1223-1232*
- Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance. *Bonnoit, T., +, TVLSI Aug. 2018 1438-1451*
- Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation. *Jeong, H., +, TVLSI April 2018 609-620*
- Floating point arithmetic**
- A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition. *Chen, X., +, TVLSI Oct. 2018 1953-1966*
- Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks. *Nourazar, M., +, TVLSI Dec. 2018 2684-2695*
- Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. *Ratkovic, I., +, TVLSI April 2018 639-652*
- FM radar**
- A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems. *Tsai, Y., +, TVLSI May 2018 945-957*
- Focal planes**
- An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*
- Formal verification**
- Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*
- Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors. *Refan, F., +, TVLSI Oct. 2018 1845-1853*
- Forward error correction**
- Low-Power SDR Design on an FPGA for Intersatellite Communications. *Cai, X., +, TVLSI Nov. 2018 2419-2430*
- Foundries**
- Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*
- The Cat and Mouse in Split Manufacturing. *Wang, Y., +, TVLSI May 2018 805-817*
- Frequency control**
- Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018 1139-1150*
- Frequency multipliers**
- A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation. *Li, C., +, TVLSI July 2018 1391-1402*
- Frequency response**
- A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I/Q Mismatch Calibration in 65-nm CMOS. *Ma, S., +, TVLSI Aug. 2018 1554-1564*
- Frequency synthesizers**
- A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems. *Tsai, Y., +, TVLSI May 2018 945-957*
- Frequency-domain analysis**
- Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*
- G**
- Gallium compounds**
- Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*
- Galois fields**
- Basic-Set Trellis Min–Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*
- Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018 2542-2552*
- Gaussian distribution**
- An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits. *Wang, D., +, TVLSI May 2018 958-968*
- Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers. *Leon, V., +, TVLSI March 2018 421-430*

+ Check author entry for co-authors

**Ge-Si alloys**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*  
 From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*

**Genetic algorithms**

Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018 11-22*

**Geometry**

Low-Power SDR Design on an FPGA for Intersatellite Communications. *Cai, X., +, TVLSI Nov. 2018 2419-2430*

**Graph theory**

Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018 2504-2517*

**Graphics processing units**

Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. *Bhat, G., +, TVLSI March 2018 544-557*

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation. *Lee, W., +, TVLSI Nov. 2018 2518-2529*

GPU NTC Process Variation Compensation With Voltage Stacking. *Trapani Possignolo, R., +, TVLSI Sept. 2018 1713-1726*

Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications. *Zhu, M., +, TVLSI May 2018 831-840*

RAMON: Region-Aware Memory Controller. *Marino, M.D., +, TVLSI April 2018 697-710*

**H****Hadamard transforms**

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*

**Hafnium compounds**

A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*

A Voltage-Time Model for Memristive Devices. *Lupo, N., +, TVLSI Aug. 2018 1452-1460*

**Hamming codes**

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. *Gracia-Moran, J., +, TVLSI Oct. 2018 2132-2142*

**Hardware**

Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. *Mula, S., +, TVLSI Sept. 2018 1750-1762*

Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018 2581-2583*

Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption. *Ye, J., +, TVLSI Sept. 2018 1727-1736*

Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018 1699-1712*

Single-Chip Design for Intelligent Surveillance System. *Tsai, T., +, TVLSI Sept. 2018 1637-1646*

**Hardware description languages**

A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells. *Liu, J., +, TVLSI June 2018 1126-1138*

Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

**Harmonic analysis**

Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*

**Harmonic distortion**

A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*

**Health care**

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

+ Check author entry for co-authors

**Heat exchangers**

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018 1241-1253*

**Heat transfer**

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018 1241-1253*

**High level synthesis**

A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*

Data Reuse Buffer Synthesis Using the Polyhedral Model. *Meeus, W., +, TVLSI July 2018 1340-1353*

**High-k dielectric thin films**

A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuchi, M., +, TVLSI Nov. 2018 2335-2344*

A Voltage-Time Model for Memristive Devices. *Lupo, N., +, TVLSI Aug. 2018 1452-1460*

**High-temperature electronics**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Hysteresis**

Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018 1139-1150*

**I****Image capture**

Approximating Beyond the Processor: Exploring Full-System Energy-Accuracy Tradeoffs in a Smart Camera System. *Raha, A., +, TVLSI Dec. 2018 2884-2897*

**Image classification**

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

**Image coding**

Memristor-Based Hardware Accelerator for Image Compression. *Halawani, Y., +, TVLSI Dec. 2018 2749-2758*

**Image color analysis**

Single-Chip Design for Intelligent Surveillance System. *Tsai, T., +, TVLSI Sept. 2018 1637-1646*

**Image denoising**

Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018 1604-1608*

**Image matching**

Neuromorphic Vision Hybrid RRAM-CMOS Architecture. *Eshraghian, J.K., +, TVLSI Dec. 2018 2816-2829*

Stateful Memristor-Based Search Architecture. *Halawani, Y., +, TVLSI Dec. 2018 2773-2780*

**Image processing**

Adaptive Precision Cellular Nonlinear Network. *Kung, J., +, TVLSI May 2018 841-854*

Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018 1604-1608*

**Image reconstruction**

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*

**Image restoration**

Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine. *Lee, Y., +, TVLSI Nov. 2018 2553-2566*

**Image sensors**

An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*

Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*

**Impedance matching**

An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*

**Importance sampling**

Sparse Regression Driven Mixture Importance Sampling for Memory Design. *Malik, M., +, TVLSI Jan. 2018 63-72*

**Inclusions**

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*

**Inductive power transmission**

A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018 892-902*

**Inductors**

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

A New Fast-Response Current-Mode Buck Converter With Improved  $I^2$ -Controlled Techniques. *Chen, J., +, TVLSI May 2018 903-911*

A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018 892-902*

**Industrial property**

An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies. *Zhang, D., +, TVLSI Nov. 2018 2456-2469*

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

**Infrared detectors**

An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*

**Infrared imaging**

An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*

Contactless Testing for Prebond Interposers. *Hsu, K., +, TVLSI June 2018 1005-1014*

Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits. *Yu, H., +, TVLSI May 2018 912-923*

**Injuries**

A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2199*

**Ink jet printing**

Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*

**Instruction sets**

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. *Chen, X., +, TVLSI July 2018 1408-1412*

Computing in Memory With Spin-Transfer Torque Magnetic RAM. *Jain, S., +, TVLSI March 2018 470-483*

Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018 1699-1712*

**Integer programming**

Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*

Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018 1854-1867*

**Integrated circuit bonding**

Contactless Testing for Prebond Interposers. *Hsu, K., +, TVLSI June 2018 1005-1014*

**Integrated circuit design**

A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. *Baylon, J., +, TVLSI Nov. 2018 2406-2418*

A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018 2335-2344*

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation. *Li, C., +, TVLSI July 2018 1391-1402*

A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*

A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018 1151-1158*

A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018 792-802*

A Hybrid Design Automation Tool for SAR ADCs in IoT. *Ding, M., +, TVLSI Dec. 2018 2853-2862*

A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*

A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm. *Wang, L., +, TVLSI July 2018 1403-1407*

A Simple Yet Efficient Accuracy-Configurable Adder Design. *Xu, W., +, TVLSI June 2018 1112-1125*

An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits. *Wang, D., +, TVLSI May 2018 958-968*

An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*

An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018 201-205*

Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders. *Nguyen-Ly, T.T., +, TVLSI March 2018 508-521*

Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*

Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*

Boosting NVDIMM Performance With a Lightweight Caching Algorithm. *Tsao, C., +, TVLSI Aug. 2018 1518-1530*

CSRO-Based Reconfigurable True Random Number Generator Using RRAM. *Govindaraj, R., +, TVLSI Dec. 2018 2661-2670*

DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018 2108-2117*

Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation. *Kim, J., +, TVLSI Jan. 2018 37-49*

Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018 2648-2660*

Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*

Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications. *Guo, J., +, TVLSI May 2018 991-994*

Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*

Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018 778-791*

Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits. *Wang, T., +, TVLSI Oct. 2018 1922-1929*

Fine-Grained Energy-Constrained Microprocessor Pipeline Design. *Gebregiorgis, A., +, TVLSI March 2018 457-469*

From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*

High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. *Gopal, S., +, TVLSI Dec. 2018 2921-2934*

Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*

Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018 2205-2216*

Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018 1223-1232*

On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018 1377-1390*

On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors. *Pathak, D., +, TVLSI Nov. 2018 2230-2240*

Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

Symmetric 2-D-Memory Access to Multidimensional Data. *George, S., +, TVLSI June 2018 1040-1050*

The Cat and Mouse in Split Manufacturing. *Wang, Y., +, TVLSI May 2018 805-817*

Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. *Ratkovic, I., +, TVLSI April 2018 639-652*

+ Check author entry for co-authors

VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems. *Hsieh, J., +, TVLSI Feb. 2018* 262-271

VOSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018* 1204-1208

### Integrated circuit interconnections

Application and Product-Volume-Specific Customization of BEOL Metal Pitch. *Pagliarini, S.N., +, TVLSI Sept. 2018* 1627-1636

Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018* 969-980

From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018* 2099-2107

Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018* 2581-2583

High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. *Gopal, S., +, TVLSI Dec. 2018* 2921-2934

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239-248

Postvoiding FEM Analysis for Electromigration Failure Characterization. *Zhao, H., +, TVLSI Nov. 2018* 2483-2493

### Integrated circuit layout

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018* 2470-2482

Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC. *Dong, X., +, TVLSI March 2018* 594-598

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018* 2907-2920

Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration. *Srinivasa, S., +, TVLSI April 2018* 671-683

Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018* 2542-2552

Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018* 1854-1867

Hybrid Monolithic 3-D IC Floorplanner. *Guler, A., +, TVLSI Oct. 2018* 1868-1880

### Integrated circuit manufacture

An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018* 201-205

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018* 818-830

The Cat and Mouse in Split Manufacturing. *Wang, Y., +, TVLSI May 2018* 805-817

### Integrated circuit metallization

From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018* 2099-2107

### Integrated circuit modeling

A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018* 2494-2503

A Voltage-Time Model for Memristive Devices. *Lupo, N., +, TVLSI Aug. 2018* 1452-1460

An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits. *Wang, D., +, TVLSI May 2018* 958-968

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018* 2907-2920

Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM. *Grossi, A., +, TVLSI Dec. 2018* 2599-2607

Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion. *Akbari, M., +, TVLSI Sept. 2018* 1812-1816

Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018* 2205-2216

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239-248

### Integrated circuit noise

A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018* 2170-2174

Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018* 2395-2405

On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018* 1377-1390

On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors. *Pathak, D., +, TVLSI Nov. 2018* 2230-2240

### Integrated circuit reliability

*In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files. *Yang, T., +, TVLSI Nov. 2018* 2241-2253

A 28-nm IRIW Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018* 2335-2344

A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018* 2470-2482

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing. *Liu, L., +, TVLSI Oct. 2018* 2143-2154

A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018* 2268-2278

A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018* 2224-2267

A Source and Channel Coding Approach for Improving Flash Memory Endurance. *Freudenthaler, J., +, TVLSI May 2018* 981-990

An Area-Efficient BIRA With 1-D Spare Segments. *Kim, D., +, TVLSI Jan. 2018* 206-210

Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories. *Zhang, J., +, TVLSI Nov. 2018* 2358-2371

Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation. *Kim, J., +, TVLSI Jan. 2018* 37-49

Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018* 1290-1300

Dynamic Choke Sensing for Timing Error Resilience in NTC Systems. *Bal, A., +, TVLSI Jan. 2018* 1-10

Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018* 1585-1589

Identifying Single-Event Transient Location Based on Compressed Sensing. *Shao, C., +, TVLSI April 2018* 768-777

Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018* 2205-2216

Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes. *Lin, I., +, TVLSI Jan. 2018* 50-62

Physics-Based Compact TDDB Models for Low- $k$  BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239-248

Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs. *Wang, S., +, TVLSI March 2018* 531-543

Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance. *Bonnoit, T., +, TVLSI Aug. 2018* 1438-1451

Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks. *Bhowmik, B., +, TVLSI June 2018* 1026-1039

SCARe: An SRAM-Based Countermeasure Against IC Recycling. *Guo, Z., +, TVLSI April 2018* 744-755

Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method. *Zhou, H., +, TVLSI July 2018* 1312-1325

Trident: Comprehensive Choke Error Mitigation in NTC Systems. *Bal, A., +, TVLSI Nov. 2018* 2195-2204

### Integrated circuit testing

A 28-nm IRIW Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018* 2335-2344

A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme. *Juanda, ., +, TVLSI Nov. 2018* 2299-2309

A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018* 621-629

A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018* 2254-2267

All-Digital Process-Variation-Calibrated Timing Generator for ATE With 1.95-ps Resolution and Maximum 1.2-GHz Test Rate. *Jung, D., +, TVLSI June 2018* 1015-1025

An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies. *Zhang, D., +, TVLSI Nov. 2018* 2456-2469

Contactless Testing for Prebond Interposers. *Hsu, K., +, TVLSI June 2018* 1005-1014

+ Check author entry for co-authors

- From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*
- Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018 2279-2289*
- Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STT-RAM. *Khan, M.N.I., +, TVLSI Aug. 2018 1508-1517*
- On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018 1377-1390*
- Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*
- Selecting Functional Test Sequences for Defect Diagnosis. *Pomeranz, I., TVLSI Oct. 2018 2160-2164*
- Integrated circuit yield**
- A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018 2254-2267*
- Integrated circuits**
- ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018 249-261*
- Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits. *Yu, H., +, TVLSI May 2018 912-923*
- Interference suppression**
- A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*
- On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors. *Pathak, D., +, TVLSI Nov. 2018 2230-2240*
- Intermodulation**
- HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs. *Chittamuru, S.V.R., +, TVLSI Jan. 2018 168-181*
- Internal combustion engines**
- Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018 1241-1253*
- Internal stresses**
- Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*
- Internet of Things**
- Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018 1139-1150*
- Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery. *Roelke, A., +, TVLSI Oct. 2018 2016-2026*
- Interpolation**
- Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine. *Lee, Y., +, TVLSI Nov. 2018 2553-2566*
- Invasive software**
- Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding. *Schulze, T.E., +, TVLSI Oct. 2018 2007-2015*
- LMDet: A “Naturalness” Statistical Method for Hardware Trojan Detection. *Shen, H., +, TVLSI April 2018 720-732*
- Inverters**
- Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018 1788-1801*
- Duty-Cycle-Based Controlled Physical Unclonable Function. *Azhar, M.J., +, TVLSI Sept. 2018 1647-1658*
- Isolation technology**
- Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*
- Iterative decoding**
- Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders. *Nguyen-Ly, T.T., +, TVLSI March 2018 508-521*
- Iterative methods**
- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*
- ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*
- Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*
- Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*
- The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection. *Liu, S., +, TVLSI Feb. 2018 319-328*
- Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method. *Zhou, H., +, TVLSI July 2018 1312-1325*
- J**
- Jitter**
- A 0.013-mm<sup>2</sup> 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS. *Balachandran, A., +, TVLSI March 2018 599-603*
- A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018 933-944*
- A Continuous-Time MASH 11-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*
- CSRO-Based Reconfigurable True Random Number Generator Using RRAM. *Govindaraj, R., +, TVLSI Dec. 2018 2661-2670*
- Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018 1807-1811*
- L**
- Labeling**
- Single-Chip Design for Intelligent Surveillance System. *Tsai, T., +, TVLSI Sept. 2018 1637-1646*
- Large scale integration**
- A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*
- Layout**
- Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. *Zhang, Y., +, TVLSI Sept. 2018 1613-1626*
- Leakage currents**
- A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation. *Li, C., +, TVLSI July 2018 1391-1402*
- A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm. *Wang, L., +, TVLSI July 2018 1403-1407*
- An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018 201-205*
- Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*
- Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors. *Ciprut, A., +, TVLSI April 2018 711-719*
- Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits. *Wang, T., +, TVLSI Oct. 2018 1922-1929*
- Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell. *Giterman, R., +, TVLSI Oct. 2018 2180-2184*
- Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information. *Levi, I., +, TVLSI Jan. 2018 82-95*
- Learning (artificial intelligence)**
- A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*
- A Combined Optimization-Theoretic and Side-Channel Approach for Attacking Strong Physical Unclonable Functions. *Liu, Y., +, TVLSI Jan. 2018 73-81*
- A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018 792-802*
- An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*
- Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks. *Nourazar, M., +, TVLSI Dec. 2018 2684-2695*
- Contactless Testing for Prebond Interposers. *Hsu, K., +, TVLSI June 2018 1005-1014*
- Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*
- SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask. *Shang, L., +, TVLSI Dec. 2018 2830-2841*
- Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

## Linear programming

- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018* 2217-2229  
 Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018* 1854-1867

## Liquid crystal displays

- Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine. *Lee, Y., +, TVLSI Nov. 2018* 2553-2566

## Lithography

- Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. *Zhang, Y., +, TVLSI Sept. 2018* 1613-1626  
 Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018* 2504-2517

## Logic circuits

- A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018* 2050-2060

- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018* 621-629

- A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018* 2254-2267

- Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018* 2581-2583

- LMDet: A “Naturalness” Statistical Method for Hardware Trojan Detection. *Shen, H., +, TVLSI April 2018* 720-732

- On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses. *Wang, H., +, TVLSI Dec. 2018* 2842-2852

- Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018* 1461-1470

## Logic design

- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018* 2118-2131

- A DfT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018* 1609-1612

- A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018* 2254-2267

- A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar. *Gharpinde, R., +, TVLSI Feb. 2018* 355-366

- A Simple Yet Efficient Accuracy-Configurable Adder Design. *Xu, W., +, TVLSI June 2018* 1112-1125

- A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures. *Aljafar, M.J., +, TVLSI Jan. 2018* 23-36

- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018* 2217-2229

- An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. *Xue, L., +, TVLSI March 2018* 484-495

- An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs. *Gnad, D.R.E., +, TVLSI Oct. 2018* 1817-1830

- Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers. *Leon, V., +, TVLSI March 2018* 421-430

- Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications. *Pashaeifar, M., +, TVLSI Nov. 2018* 2530-2541

- Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018* 308-318

- Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018* 2431-2442

- DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018* 2108-2117

- Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018* 2648-2660

- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018* 2628-2640

- Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications. *Guo, J., +, TVLSI May 2018* 991-994

- Dynamic Choke Sensing for Timing Error Resilience in NTC Systems. *Bal, A., +, TVLSI Jan. 2018* 1-10

- Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018* 1585-1589

- High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018* 2759-2772

- Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018* 2205-2216

- Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018* 1223-1232

- Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information. *Levi, I., +, TVLSI Jan. 2018* 82-95

- Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates. *Naseri, H., +, TVLSI Aug. 2018* 1481-1493

- On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses. *Wang, H., +, TVLSI Dec. 2018* 2842-2852

- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018* 1427-1437

- Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. *Hameed, F., +, TVLSI June 2018* 1059-1072

- Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance. *Bonnoit, T., +, TVLSI Aug. 2018* 1438-1451

- Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error. *Mrazek, V., +, TVLSI Nov. 2018* 2572-2576

- Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder. *Dalloo, A., +, TVLSI Aug. 2018* 1595-1599

- Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. *Ochi, H., +, TVLSI Dec. 2018* 2723-2736

## Logic gates

- A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohata, K., +, TVLSI Sept. 2018* 1777-1787

- A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells. *Liu, J., +, TVLSI June 2018* 1126-1138

- A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar. *Gharpinde, R., +, TVLSI Feb. 2018* 355-366

- A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures. *Aljafar, M.J., +, TVLSI Jan. 2018* 23-36

- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018* 2217-2229

- Dynamic Choke Sensing for Timing Error Resilience in NTC Systems. *Bal, A., +, TVLSI Jan. 2018* 1-10

- Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion. *Akbari, M., +, TVLSI Sept. 2018* 1812-1816

- Lifetime Reliability-Aware Digital Synthesis. *Duan, S., +, TVLSI Nov. 2018* 2205-2216

- LMDET: A “Naturalness” Statistical Method for Hardware Trojan Detection. *Shen, H., +, TVLSI April 2018* 720-732

- Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates. *Naseri, H., +, TVLSI Aug. 2018* 1481-1493

- Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018* 1807-1811

- On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses. *Wang, H., +, TVLSI Dec. 2018* 2842-2852

- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018* 1427-1437

- Stateful Memristor-Based Search Architecture. *Halawani, Y., +, TVLSI Dec. 2018* 2773-2780

- Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder. *Dalloo, A., +, TVLSI Aug. 2018* 1595-1599

## Logic testing

- A DfT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018* 1609-1612

- A Repair-for-Diagnosis Methodology for Logic Circuits. *Wu, C., +, TVLSI Nov. 2018* 2254-2267

- Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018* 1223-1232

- On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018* 1377-1390

- Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance. *Bonnoit, T., +, TVLSI Aug. 2018* 1438-1451

- Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks. *Bhowmik, B., +, TVLSI June 2018* 1026-1039

## Low-k dielectric thin films

- Physics-Based Compact TDDB Models for Low-k BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239-248

## Low-pass filters

- A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018* 2290-2298

**Low-power electronics**

- A 0.013-mm<sup>2</sup> 0.53-mW/Gb/s 32-Gb/s Hybrid Analog Equalizer Under 21-dB Channel Loss in 65-nm CMOS. *Balachandran, A., +, TVLSI March 2018 599-603*
- A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018 933-944*
- A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*
- A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. *Luo, J., +, TVLSI Oct. 2018 1980-1988*
- A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT. *Wang, L., +, TVLSI Oct. 2018 2190-2194*
- A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*
- A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. *Baylon, J., +, TVLSI Nov. 2018 2406-2418*
- A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*
- A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme. *Juanda, ., +, TVLSI Nov. 2018 2299-2309*
- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*
- A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems. *Tsai, Y., +, TVLSI May 2018 945-957*
- A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*
- A Design of Fast-Settling, Low-Power 4.19-MHz Real-Time Clock Generator With Temperature Compensation and 15-dB Noise Reduction. *Lee, D., +, TVLSI June 2018 1151-1158*
- A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018 2795-2805*
- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*
- A Highly Efficient Composite Class-AB–AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads. *Pourashraf, S., +, TVLSI Oct. 2018 2061-2072*
- A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm. *Wang, L., +, TVLSI July 2018 1403-1407*
- A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*
- A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation. *Ji, Y., +, TVLSI Nov. 2018 2310-2321*
- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*
- An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*
- An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018 201-205*
- Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*
- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*
- Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion. *Sandhu, T.S., +, TVLSI Oct. 2018 2165-2169*
- Current Optimized Coset Coding for Efficient RRAM Programming. *Chakraborty, S., +, TVLSI May 2018 1000-1004*
- DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis. *Islam, R., +, TVLSI Oct. 2018 2108-2117*
- Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation. *Kim, J., +, TVLSI Jan. 2018 37-49*
- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018 2542-2552*
- Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture. *Ali, K., +, TVLSI April 2018 630-638*
- Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits. *Wang, T., +, TVLSI Oct. 2018 1922-1929*
- Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018 1585-1589*
- Fine-Grained Energy-Constrained Microprocessor Pipeline Design. *Gebregiorgis, A., +, TVLSI March 2018 457-469*
- High-Density SOT-MRAM Based on Shared Bitline Structure. *Seo, Y., +, TVLSI Aug. 2018 1600-1603*
- Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018 1223-1232*
- Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes. *Lin, I., +, TVLSI Jan. 2018 50-62*
- Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs. *Bagheriye, L., +, TVLSI June 2018 1051-1058*
- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*
- Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. *Hameed, F., +, TVLSI June 2018 1059-1072*
- Racetrack Queues for Extremely Low-Energy FIFOs. *Kline, D., +, TVLSI Aug. 2018 1531-1544*
- Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error. *Mrazek, V., +, TVLSI Nov. 2018 2572-2576*
- Sense-Amplifier-Based Flip-Flop With Transition Completion Detection for Low-Voltage Operation. *Jeong, H., +, TVLSI April 2018 609-620*
- Symmetric 2-D-Memory Access to Multidimensional Data. *George, S., +, TVLSI June 2018 1040-1050*
- Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic. *Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*
- Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. *Ratkovic, I., +, TVLSI April 2018 639-652*
- Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018 684-696*
- VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems. *Hsieh, J., +, TVLSI Feb. 2018 262-271*
- Zero-Power Feed-Forward Spur Cancellation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018 653-662*

**M****Magnetic logic**

- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*

**Magnetic tunneling**

- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture. *Ali, K., +, TVLSI April 2018 630-638*
- High-Density SOT-MRAM Based on Shared Bitline Structure. *Seo, Y., +, TVLSI Aug. 2018 1600-1603*
- Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM. *Park, J., +, TVLSI Dec. 2018 2584-2590*

**Magnetoelectronics**

- Computing in Memory With Spin-Transfer Torque Magnetic RAM. *Jain, S., +, TVLSI March 2018 470-483*
- Design Considerations for Energy-Efficient and Variation-Tolerant Non-volatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Transmission Coefficient Matrix Modeling of Spin-Torque-Based *n*-Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*

**Markov processes**

- Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018 1585-1589*

**Masks**

- Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC. *Dong, X., +, TVLSI March 2018 594-598*
- Provably Good Max-Min-*m*-Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. *Lin, Z., +, TVLSI Feb. 2018 378-391*

**Matlab**

Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion.  
*Akbari, M., +, TVLSI Sept. 2018 1812-1816*

**Matrix algebra**

Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture.  
*Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*

**Matrix decomposition**

Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation.  
*Lee, W., +, TVLSI Nov. 2018 2518-2529*

**Matrix multiplication**

An Efficient Fault-Tolerance Design for Integer Parallel Matrix–Vector Multiplications.  
*Gao, Z., +, TVLSI Jan. 2018 211-215*

Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks.  
*Nourazar, M., +, TVLSI Dec. 2018 2684-2695*

**Maximum power point trackers**

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations.  
*Kim, J., +, TVLSI July 2018 1241-1253*

**Medical signal detection**

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications.  
*Kulkarni, A., +, TVLSI Jan. 2018 96-109*

**Medical signal processing**

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications.  
*Kulkarni, A., +, TVLSI Jan. 2018 96-109*

Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors.  
*Huang, P., TVLSI Oct. 2018 2155-2159*

**Memory architecture**

A 2M1M Crossbar Architecture: Memory.  
*Teimoori, M., +, TVLSI Dec. 2018 2608-2618*

A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory.  
*Huang, I., +, TVLSI April 2018 663-670*

ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration.  
*Long, Y., +, TVLSI Dec. 2018 2781-2794*

Sparse Regression Driven Mixture Importance Sampling for Memory Design.  
*Malik, M., +, TVLSI Jan. 2018 63-72*

SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask.  
*Shang, L., +, TVLSI Dec. 2018 2830-2841*

**Memory management**

Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption.  
*Ye, J., +, TVLSI Sept. 2018 1727-1736*

**Memristor circuits**

A 2M1M Crossbar Architecture: Memory.  
*Teimoori, M., +, TVLSI Dec. 2018 2608-2618*

A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP).  
*Milo, V., +, TVLSI Dec. 2018 2806-2815*

A Voltage–Time Model for Memristive Devices.  
*Lupo, N., +, TVLSI Aug. 2018 1452-1460*

**Memristors**

A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays.  
*Shamsi, J., +, TVLSI Dec. 2018 2795-2805*

A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar.  
*Gharpinde, R., +, TVLSI Feb. 2018 355-366*

A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND–XOR Structures.  
*Aljafar, M.J., +, TVLSI Jan. 2018 23-36*

A Two-Dimensional Associative Processor.  
*Yantir, H.E., +, TVLSI Sept. 2018 1659-1670*

Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell.  
*Rupesh, Y.K., +, TVLSI Dec. 2018 2709-2722*

Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks.  
*Nourazar, M., +, TVLSI Dec. 2018 2684-2695*

Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design.  
*Kong, S., +, TVLSI Dec. 2018 2648-2660*

Exploiting Memristors for Compressive Sampling of Sensory Signals.  
*Qian, F., +, TVLSI Dec. 2018 2737-2748*

Guest Editorial Memristive-Device-Based Computing.  
*Hamdioui, S., +, TVLSI Dec. 2018 2581-2583*

Memristor-Based Hardware Accelerator for Image Compression.  
*Halawani, Y., +, TVLSI Dec. 2018 2749-2758*

Memristors for Secret Sharing-Based Lightweight Authentication.  
*Arafin, M.T., +, TVLSI Dec. 2018 2671-2683*

On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses.  
*Wang, H., +, TVLSI Dec. 2018 2842-2852*

SRMC: A Multibit Memristor Crossbar for Self-Renewing Image Mask.  
*Shang, L., +, TVLSI Dec. 2018 2830-2841*

Stateful Memristor-Based Search Architecture.  
*Halawani, Y., +, TVLSI Dec. 2018 2773-2780*

Taming Spatiotemporal Chaos in Forced Memristive Arrays.  
*Buscarino, A., +, TVLSI Dec. 2018 2947-2954*

Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic.  
*Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*

**Merging**

Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization.  
*Zhang, Y., +, TVLSI Sept. 2018 1613-1626*

**Message authentication**

Memristors for Secret Sharing-Based Lightweight Authentication.  
*Arafin, M.T., +, TVLSI Dec. 2018 2671-2683*

**Message passing**

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing.  
*Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS.  
*Milicevic, M., +, TVLSI Oct. 2018 1908-1921*

Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders.  
*Nguyen-Ly, T.T., +, TVLSI March 2018 508-521*

**Metals**

Application and Product-Volume-Specific Customization of BEOL Metal Pitch.  
*Pagliarini, S.N., +, TVLSI Sept. 2018 1627-1636*

**Microcontrollers**

Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization.  
*Okuhara, H., +, TVLSI July 2018 1254-1267*

Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM.  
*Raha, A., +, TVLSI Feb. 2018 294-307*

**Microelectrodes**

Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator.  
*Hasanuzzaman, M., +, TVLSI May 2018 878-891*

**Microfluidics**

A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With  $I/Q$  Mismatch Calibration in 65-nm CMOS.  
*Ma, S., +, TVLSI Aug. 2018 1554-1564*

**Microprocessor chips**

*PhLock*: A Cache Energy Saving Technique Using Phase-Based Cache Locking.  
*Adegija, T., +, TVLSI Jan. 2018 110-121*

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing.  
*Liu, L., +, TVLSI Oct. 2018 2143-2154*

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator.  
*Chen, X., +, TVLSI July 2018 1408-1412*

A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory.  
*Chen, X., +, TVLSI July 2018 1277-1289*

A Reconfigurable Cache for Efficient Use of Tag RAM as Scratch-Pad Memory.  
*Huang, I., +, TVLSI April 2018 663-670*

Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization.  
*Okuhara, H., +, TVLSI July 2018 1254-1267*

Automatic Correction of Dynamic Power Management Architecture in Modern Processors.  
*Sharafinejad, R., +, TVLSI Feb. 2018 308-318*

Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks.  
*Nourazar, M., +, TVLSI Dec. 2018 2684-2695*

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding.  
*Schulze, T.E., +, TVLSI Oct. 2018 2007-2015*

Computing in Memory With Spin-Transfer Torque Magnetic RAM.  
*Jain, S., +, TVLSI March 2018 470-483*

Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation.  
*Kim, J., +, TVLSI Jan. 2018 37-49*

Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence.  
*Neshatpour, K., +, TVLSI April 2018 778-791*

Fine-Grained Energy-Constrained Microprocessor Pipeline Design.  
*Gebregiorgis, A., +, TVLSI March 2018 457-469*

Hybrid Monolithic 3-D IC Floorplanner.  
*Guler, A., +, TVLSI Oct. 2018 1868-1880*

- On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018 1377-1390*
- Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance. *Bonnoit, T., +, TVLSI Aug. 2018 1438-1451*
- Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018 11-22*
- Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. *Ratkovic, I., +, TVLSI April 2018 639-652*
- Microsensors**
- A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With  $I/Q$  Mismatch Calibration in 65-nm CMOS. *Ma, S., +, TVLSI Aug. 2018 1554-1564*
- Microwave integrated circuits**
- A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018 933-944*
- Microwave oscillators**
- Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design. *Mirajkar, P., +, TVLSI March 2018 589-593*
- Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop. *Thakkar, A., +, TVLSI Dec. 2018 2873-2883*
- Millimeter wave frequency converters**
- A Balunless Frequency Multiplier With Differential Output by Current Flow Manipulation. *Li, C., +, TVLSI July 2018 1391-1402*
- Millimeter wave phase shifters**
- A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*
- Minimax techniques**
- Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*
- Minimization**
- A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018 792-802*
- Current Optimized Coset Coding for Efficient RRAM Programming. *Chakraborty, S., +, TVLSI May 2018 1000-1004*
- MMIC oscillators**
- A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*
- Mobile computing**
- Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. *Bhat, G., +, TVLSI March 2018 544-557*
- Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018 684-696*
- Mobility management (mobile radio)**
- A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*
- Modulators**
- A 2-MHz BW 82-dB DR Continuous-Time Delta–Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation. *Kim, S., +, TVLSI Oct. 2018 1999-2006*
- Molecular electronics**
- High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*
- Monolithic integrated circuits**
- The Low Area Probing Detector as a Countermeasure Against Invasive Attacks. *Weiner, M., +, TVLSI Feb. 2018 392-403*
- Monte Carlo methods**
- A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM. *Lei, Y., +, TVLSI July 2018 1268-1276*
- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*
- A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018 924-932*
- A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*
- Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories. *Zhang, J., +, TVLSI Nov. 2018 2358-2371*
- INKjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*
- Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell. *Giterman, R., +, TVLSI Oct. 2018 2180-2184*
- The Low Area Probing Detector as a Countermeasure Against Invasive Attacks. *Weiner, M., +, TVLSI Feb. 2018 392-403*
- MOS integrated circuits**
- Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation. *Kim, J., +, TVLSI Jan. 2018 37-49*
- MOSFET**
- A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*
- A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells. *Liu, J., +, TVLSI June 2018 1126-1138*
- An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018 201-205*
- Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion. *Akbari, M., +, TVLSI Sept. 2018 1812-1816*
- Memristors for Secret Sharing-Based Lightweight Authentication. *Arafin, M.T., +, TVLSI Dec. 2018 2671-2683*
- Sparse Regression Driven Mixture Importance Sampling for Memory Design. *Malik, M., +, TVLSI Jan. 2018 63-72*
- MOSFET circuits**
- A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT. *Wang, L., +, TVLSI Oct. 2018 2190-2194*
- A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*
- A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018 2494-2503*
- Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*
- Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits. *Wang, T., +, TVLSI Oct. 2018 1922-1929*
- Motion compensation**
- Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine. *Lee, Y., +, TVLSI Nov. 2018 2553-2566*
- Motion estimation**
- A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*
- Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine. *Lee, Y., +, TVLSI Nov. 2018 2553-2566*
- VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems. *Hsieh, J., +, TVLSI Feb. 2018 262-271*
- MRAM devices**
- An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. *Xue, L., +, TVLSI March 2018 484-495*
- Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM. *Yin, S., +, TVLSI Nov. 2018 2345-2357*
- Computing in Memory With Spin-Transfer Torque Magnetic RAM. *Jain, S., +, TVLSI March 2018 470-483*
- Design Considerations for Energy-Efficient and Variation-Tolerant Nonvolatile Logic. *Yang, J., +, TVLSI Dec. 2018 2628-2640*
- Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. *Raha, A., +, TVLSI Feb. 2018 294-307*
- High-Density SOT-MRAM Based on Shared Bitline Structure. *Seo, Y., +, TVLSI Aug. 2018 1600-1603*
- Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes. *Lin, I., +, TVLSI Jan. 2018 50-62*
- Networked Power-Gated MRAMs for Memory-Based Computing. *Diguet, J., +, TVLSI Dec. 2018 2696-2708*
- Offset-Compensated High-Speed Sense Amplifier for STT-MRAMs. *Bagheriye, L., +, TVLSI June 2018 1051-1058*
- Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM. *Park, J., +, TVLSI Dec. 2018 2584-2590*
- Multi-threading**
- SiMT-DSP: A Massively Multithreaded DSP Architecture. *Perach, B., +, TVLSI Aug. 2018 1413-1426*
- Multilayer perceptrons**
- Novel Feature Selection Algorithm for Thermal Prediction Model. *Abad, J.M.N., +, TVLSI Oct. 2018 1831-1844*
- Multiplexing equipment**
- Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018 1290-1300*

### Multiplying circuits

- A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018 2170-2174*
- A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND-XOR Structures. *Aljafar, M.J., +, TVLSI Jan. 2018 23-36*
- An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*
- Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers. *Leon, V., +, TVLSI March 2018 421-430*
- Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018 2542-2552*
- Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error. *Mrazek, V., +, TVLSI Nov. 2018 2572-2576*

### Multiprocessing systems

- PhLock*: A Cache Energy Saving Technique Using Phase-Based Cache Locking. *Adegbija, T., +, TVLSI Jan. 2018 110-121*
- Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. *Bhat, G., +, TVLSI March 2018 544-557*
- An Adaptive Mechanism for Designing Efficient Snoop Filters. *Lin, C., +, TVLSI July 2018 1233-1240*
- An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*
- Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018 778-791*
- Novel Feature Selection Algorithm for Thermal Prediction Model. *Abad, J.M.N., +, TVLSI Oct. 2018 1831-1844*
- Racetrack Queues for Extremely Low-Energy FIFOs. *Kline, D., +, TVLSI Aug. 2018 1531-1544*
- RAMON: Region-Aware Memory Controller. *Marino, M.D., +, TVLSI April 2018 697-710*
- Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018 11-22*
- Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

## N

### NAND circuits

- A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash. *Chen, S., +, TVLSI Nov. 2018 2322-2334*

### Nanoelectronics

- A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018 2268-2278*
- High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*

- Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks. *Bhowmik, B., +, TVLSI June 2018 1026-1039*

### Nanomagnetics

- Parallel and Serial Computation in Nanomagnet Logic: An Overview. *Giri, D., +, TVLSI Aug. 2018 1427-1437*
- Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*

### Nanopatterning

- Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018 2504-2517*

### Nanowires

- A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018 2268-2278*
- High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*

### Natural language processing

- LMDet: A “Naturalness” Statistical Method for Hardware Trojan Detection. *Shen, H., +, TVLSI April 2018 720-732*

### Negative bias temperature instability

- In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files. *Yang, T., +, TVLSI Nov. 2018 2241-2253*
- Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery. *Roelke, A., +, TVLSI Oct. 2018 2016-2026*

### Network routing

- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*
- Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018 1854-1867*

### Network synthesis

- Fast Analysis of Time Interval Error in Current-Mode Drivers. *Tripathi, J.N., +, TVLSI Feb. 2018 367-377*
- VOSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018 1204-1208*

### Network-on-chip

- A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. *Baylon, J., +, TVLSI Nov. 2018 2406-2418*
- Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. *Ho, W., +, TVLSI Jan. 2018 196-200*
- High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. *Gopal, S., +, TVLSI Dec. 2018 2921-2934*
- High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators. *Yang, P., +, TVLSI July 2018 1209-1222*
- HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs. *Chittamuru, S.V.R., +, TVLSI Jan. 2018 168-181*

- Networked Power-Gated MRAMs for Memory-Based Computing. *Diguet, J., +, TVLSI Dec. 2018 2696-2708*

- Racetrack Queues for Extremely Low-Energy FIFOs. *Kline, D., +, TVLSI Aug. 2018 1531-1544*
- Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks. *Bhowmik, B., +, TVLSI June 2018 1026-1039*
- Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

### Neural chips

- A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*

- A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018 2795-2805*

- An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*

### Neural networks

- Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method. *Liu, Q., +, TVLSI Aug. 2018 1575-1579*

- Networked Power-Gated MRAMs for Memory-Based Computing. *Diguet, J., +, TVLSI Dec. 2018 2696-2708*

- Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA. *Ma, Y., +, TVLSI July 2018 1354-1367*

- Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

### Neuromuscular stimulation

- A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2189*

### Neurons

- Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

### Neurophysiology

- A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*

- Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

- Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*

### Next generation networks

- A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

### Noise

- DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018 1084-1097*

### Noise measurement

- Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. *Zhang, Y., +, TVLSI Sept. 2018 1613-1626*

### Noise reduction

- Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*

+ Check author entry for co-authors

## **N**onvolatile memory

Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018 2581-2583*

PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*

## **O**

### **O**bituaries

In Memoriam. , *TVLSI Dec. 2018 2955*

### **O**bject detection

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

### **O**bject recognition

Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*

### **O**bject tracking

Single-Chip Design for Intelligent Surveillance System. *Tsai, T., +, TVLSI Sept. 2018 1637-1646*

### **O**FDMA modulation

A Hardware-Efficient Synchronization in L-DACS1 for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018 924-932*

### **O**perational amplifiers

A 0.9-nW, 101-Hz, and 46.3- $\mu$ V<sub>rms</sub> IRN Low-Pass Filter for ECG Acquisition Using FVF Biquads. *Sawigun, C., +, TVLSI Nov. 2018 2290-2298*

A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells. *Liu, J., +, TVLSI June 2018 1126-1138*

A Highly Efficient Composite Class-AB–AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads. *Pourashraf, S., +, TVLSI Oct. 2018 2061-2072*

### **O**ptical crosstalk

HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs. *Chittamuru, S.V.R., +, TVLSI Jan. 2018 168-181*

### **O**ptical fiber communication

Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018 1290-1300*

### **O**ptical resonators

HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs. *Chittamuru, S.V.R., +, TVLSI Jan. 2018 168-181*

### **O**ptimization

A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*

Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*

Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. *Zhang, Y., +, TVLSI Sept. 2018 1613-1626*

Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method. *Liu, Q., +, TVLSI Aug. 2018 1575-1579*

Optimizing the Convolution Operation to Accelerate Deep Neural Networks on FPGA. *Ma, Y., +, TVLSI July 2018 1354-1367*

Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design. *Prakash, A., +, TVLSI March 2018 445-456*

### **O**scillations

Bimodal Oscillation as a Mechanism for Autonomous Majority Voting in PUFs. *Xu, X., +, TVLSI Nov. 2018 2431-2442*

Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018 1139-1150*

Taming Spatiotemporal Chaos in Forced Memristive Arrays. *Buscarino, A., +, TVLSI Dec. 2018 2947-2954*

### **O**scillators

CSRO-Based Reconfigurable True Random Number Generator Using RRAM. *Govindaraj, R., +, TVLSI Dec. 2018 2661-2670*

Taming Spatiotemporal Chaos in Forced Memristive Arrays. *Buscarino, A., +, TVLSI Dec. 2018 2947-2954*

Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018 653-662*

### **O**utsourcing

Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

## **P**

### **P**arallel algorithms

Scalable Network-on-Chip Architectures for Brain–Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018 1895-1907*

### **P**arallel architectures

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. *Chen, X., +, TVLSI July 2018 1408-1412*

SiMT-DSP: A Massively Multithreaded DSP Architecture. *Perach, B., +, TVLSI Aug. 2018 1413-1426*

### **P**arallel processing

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing. *Liu, L., +, TVLSI Oct. 2018 2143-2154*

A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation. *Lee, W., +, TVLSI Nov. 2018 2518-2529*

Resource-Efficient Object-Recognition Coprocessor With Parallel Processing of Multiple Scan Windows in 65-nm CMOS. *Luo, A., +, TVLSI March 2018 431-444*

### **P**arallel programming

Energy- and Area-Efficient Spin–Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture. *Ali, K., +, TVLSI April 2018 630-638*

Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

### **P**areto optimization

A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*

### **P**arity check codes

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS. *Milicevic, M., +, TVLSI Oct. 2018 1908-1921*

A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications. *Tsatsarakos, I., +, TVLSI Jan. 2018 182-195*

Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders. *Nguyen-Ly, T.T., +, TVLSI March 2018 508-521*

Basic-Set Trellis Min–Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*

Extending 3-bit Burst Error-Correction Codes With Quadruple Adjacent Error Correction. *Li, J., +, TVLSI Feb. 2018 221-229*

Low-Power SDR Design on an FPGA for Intersatellite Communications. *Cai, X., +, TVLSI Nov. 2018 2419-2430*

### **P**artial differential equations

Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018 969-980*

Physics-Based Compact TDDB Models for Low-*k* BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018 239-248*

### **P**artial discharges

Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018 1807-1811*

### **P**article swarm optimization

A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization. *Kim, K., +, TVLSI Dec. 2018 2591-2598*

Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates. *Naseri, H., +, TVLSI Aug. 2018 1481-1493*

### **P**assive filters

Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018 653-662*

### **P**assive networks

Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint. *Zhan, X., +, TVLSI Aug. 2018 1580-1584*

### **P**atient monitoring

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

An RF-DC Converter IC With On-Chip Adaptive Impedance Matching and 307- $\mu$ W Peak Output Power for Health Monitoring Applications. *Liu, Z., +, TVLSI Aug. 2018 1565-1574*

+ Check author entry for co-authors

### Pattern clustering

Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell. *Rupesh, Y.K., +, TVLSI Dec. 2018* 2709-2722

Reliability-Aware Test Methodology for Detecting Short-Channel Faults in On-Chip Networks. *Bhowmik, B., +, TVLSI June 2018* 1026-1039

### Pattern matching

High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018* 2759-2772

### Pattern recognition

Code Acceleration Using Memristor-Based Approximate Matrix Multiplier: Application to Convolutional Neural Networks. *Nourazar, M., +, TVLSI Dec. 2018* 2684-2695

### Pedestrians

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018* 1301-1311

### Performance evaluation

GPU NTC Process Variation Compensation With Voltage Stacking. *Trapani Possignolo, R., +, TVLSI Sept. 2018* 1713-1726

Novel Feature Selection Algorithm for Thermal Prediction Model. *Abad, J.M.N., +, TVLSI Oct. 2018* 1831-1844

### Phase change memories

A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization. *Kim, K., +, TVLSI Dec. 2018* 2591-2598

Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories. *Zhang, J., +, TVLSI Nov. 2018* 2358-2371

On Coding for Endurance Enhancement and Error Control of Phase Change Memories With Write Latency Reduction. *Namba, K., +, TVLSI Feb. 2018* 230-238

### Phase detectors

An FPGA-Based Phase Measurement System. *Mitra, J., +, TVLSI Jan. 2018* 133-142

### Phase locked loops

A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018* 522-530

A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018* 2170-2174

A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems. *Tsai, Y., +, TVLSI May 2018* 945-957

Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits. *Wang, T., +, TVLSI Oct. 2018* 1922-1929

From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018* 2099-2107

Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018* 653-662

### Phase measurement

An FPGA-Based Phase Measurement System. *Mitra, J., +, TVLSI Jan. 2018* 133-142

### Phase modulation

A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018* 1171-1182

### Phase noise

A 3.2-GHz Supply Noise-Insensitive PLL Using a Gate-Voltage-Boosted Source-Follower Regulator and Residual Noise Cancellation. *Jo, Y., +, TVLSI Oct. 2018* 2170-2174

Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018* 2395-2405

Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design. *Mirajkar, P., +, TVLSI March 2018* 589-593

Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop. *Thakkar, A., +, TVLSI Dec. 2018* 2873-2883

### Pins

ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices. *Hong, J., +, TVLSI Sept. 2018* 1802-1806

### Pipeline arithmetic

A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018* 341-354

Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs. *O'Hare, D., +, TVLSI Feb. 2018* 404-415

### Pipelines

Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018* 1699-1712

+ Check author entry for co-authors

### Poles and zeros

A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation. *Ji, Y., +, TVLSI Nov. 2018* 2310-2321

### Polymer blends

Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018* 2504-2517

### Polynomials

Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018* 155-167

### Power aware computing

*In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files. *Yang, T., +, TVLSI Nov. 2018* 2241-2253

*PhLock*: A Cache Energy Saving Technique Using Phase-Based Cache Locking. *Adegbija, T., +, TVLSI Jan. 2018* 110-121

Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell. *Rupesh, Y.K., +, TVLSI Dec. 2018* 2709-2722

Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018* 2217-2229

Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. *Bhat, G., +, TVLSI March 2018* 544-557

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018* 96-109

Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018* 308-318

Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. *Raha, A., +, TVLSI Feb. 2018* 294-307

DVFt: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018* 1084-1097

ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018* 249-261

Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors. *Ciprut, A., +, TVLSI April 2018* 711-719

Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018* 778-791

High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. *Gopal, S., +, TVLSI Dec. 2018* 2921-2934

INKjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018* 2935-2946

Novel Feature Selection Algorithm for Thermal Prediction Model. *Abad, J.M.N., +, TVLSI Oct. 2018* 1831-1844

Racetrack Queues for Extremely Low-Energy FIFOs. *Kline, D., +, TVLSI Aug. 2018* 1531-1544

Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018* 11-22

Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches. *Agarwal, S., +, TVLSI Oct. 2018* 1881-1894

Scalable Network-on-Chip Architectures for Brain-Machine Interface Applications. *Li, X., +, TVLSI Oct. 2018* 1895-1907

Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. *Xie, M., +, TVLSI Nov. 2018* 2443-2455

Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018* 684-696

VQSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018* 1204-1208

### Power consumption

A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018* 2050-2060

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. *Chen, X., +, TVLSI July 2018* 1408-1412

An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018* 201-205

Evaluation of Dynamic-Adjusting Threshold-Voltage Scheme for Low-Power FinFET Circuits. *Wang, T., +, TVLSI Oct. 2018* 1922-1929

Fine-Grained Energy-Constrained Microprocessor Pipeline Design. *Gebregiorgis, A., +, TVLSI March 2018* 457-469

Hybrid Monolithic 3-D IC Floorplanner. *Guler, A., +, TVLSI Oct. 2018* 1868-1880

- Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*
- Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add. *Rakovic, I., +, TVLSI April 2018 639-652*
- Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018 684-696*
- Power control**
- Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*
- Power converters**
- A New Fast-Response Current-Mode Buck Converter With Improved  $I^2$ -Controlled Techniques. *Chen, J., +, TVLSI May 2018 903-911*
- Power demand**
- A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018 1763-1776*
- Power dissipation**
- A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohhata, K., +, TVLSI Sept. 2018 1777-1787*
- Power electronics**
- Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*
- Power engineering computing**
- Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*
- Power semiconductor devices**
- Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*
- Power supply circuits**
- From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*
- On the Analysis and the Mitigation of Power Supply Noise and Power Distribution Network Impedance Variation for Scan-Based Delay Testing Techniques. *Thibeault, C., +, TVLSI July 2018 1377-1390*
- On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors. *Pathak, D., +, TVLSI Nov. 2018 2230-2240*
- Power transistors**
- A 2- $\mu$ s Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks. *Hwang, Y., +, TVLSI Jan. 2018 216-220*
- Preamplifiers**
- A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*
- Pricing**
- A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*
- Principal component analysis**
- Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*
- Printed circuits**
- Inkjet-Printed EGFET-Based Physical Unclonable Function—Design, Evaluation, and Fabrication. *Erozan, A.T., +, TVLSI Dec. 2018 2935-2946*
- Printing**
- Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. *Zhang, Y., +, TVLSI Sept. 2018 1613-1626*
- Probability**
- A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*
- Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving. *Masuda, Y., +, TVLSI Nov. 2018 2217-2229*
- LMDet: A “Naturalness” Statistical Method for Hardware Trojan Detection. *Shen, H., +, TVLSI April 2018 720-732*
- Probes**
- The Low Area Probing Detector as a Countermeasure Against Invasive Attacks. *Weiner, M., +, TVLSI Feb. 2018 392-403*
- Processor scheduling**
- PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*
- Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018 11-22*
- Production engineering computing**
- Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*
- Program debugging**
- Automatic Correction of Dynamic Power Management Architecture in Modern Processors. *Sharafinejad, R., +, TVLSI Feb. 2018 308-318*
- Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors. *Refan, F., +, TVLSI Oct. 2018 1845-1853*
- Program processors**
- PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*
- Scalable Symbolic Simulation-Based Automatic Correction of Modern Processors. *Refan, F., +, TVLSI Oct. 2018 1845-1853*
- Programmable circuits**
- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*
- Programmable logic arrays**
- Configurable Logic Operations Using Hybrid CRS-CMOS Cells. *Wang, X., +, TVLSI Dec. 2018 2641-2647*
- Proposals**
- Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018 1699-1712*
- Prosthetic power supplies**
- A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*
- Prosthetics**
- A 15-Channel 30-V Neural Stimulator for Spinal Cord Repair. *Tao, Y., +, TVLSI Oct. 2018 2185-2189*
- Toward an Energy-Efficient High-Voltage Compliant Visual Intracortical Multichannel Stimulator. *Hasanuzzaman, M., +, TVLSI May 2018 878-891*
- Proximity effect (lithography)**
- Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC. *Dong, X., +, TVLSI March 2018 594-598*
- Pulse amplitude modulation**
- From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*
- Pulse frequency modulation**
- A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018 892-902*
- Pulse generators**
- A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018 1171-1182*
- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018 621-629*
- PWM power converters**
- A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm. *Wang, L., +, TVLSI July 2018 1403-1407*
- Automatic Mode-Selected Energy Harvesting Interface With >80% Power Efficiency Over 200 nW to 10 mW. *Chen, P., +, TVLSI Dec. 2018 2898-2906*
- Q**
- Quantum computing**
- Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*
- Quantum gates**
- Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*
- Queueing theory**
- A Fast, Single-Instruction-Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*
- R**
- Radar signal processing**
- A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar Applications. *Mincey, J.S., +, TVLSI June 2018 1192-1203*
- Radiation hardening (electronics)**
- A New ASIC Structure With Self-Repair Capability Using Field-Programmable Nanowire Interconnect Architecture. *Zandevakili, H., +, TVLSI Nov. 2018 2268-2278*
- Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications. *Guo, J., +, TVLSI May 2018 991-994*

+ Check author entry for co-authors

## Radio spectrum management

A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018 1171-1182*

Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators. *Shreejith, S., +, TVLSI June 2018 1183-1191*

## Radio transmitters

A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018 1171-1182*

## Radiofrequency integrated circuits

A Comparison of Automated RF Circuit Design Methodologies: Online Versus Offline Passive Component Design. *Passos, F., +, TVLSI Nov. 2018 2386-2394*

## Random access memory

A Two-Dimensional Associative Processor. *Yantir, H.E., +, TVLSI Sept. 2018 1659-1670*

## Random noise

CSRO-Based Reconfigurable True Random Number Generator Using RRAM. *Govindaraj, R., +, TVLSI Dec. 2018 2661-2670*

## Random number generation

CSRO-Based Reconfigurable True Random Number Generator Using RRAM. *Govindaraj, R., +, TVLSI Dec. 2018 2661-2670*

DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018 1084-1097*

SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability. *Clark, L.T., +, TVLSI Oct. 2018 2027-2037*

Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences. *Liu, S., +, TVLSI July 2018 1326-1339*

## Random sequences

From Design to Test: A High-Speed PRBS. *Zhu, K., +, TVLSI Oct. 2018 2099-2107*

Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences. *Liu, S., +, TVLSI July 2018 1326-1339*

## Random-access storage

A Dual-Data Line Read Scheme for High-Speed Low-Energy Resistive Nonvolatile Memories. *Lee, A., +, TVLSI Feb. 2018 272-279*

A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar. *Gharpinde, R., +, TVLSI Feb. 2018 355-366*

Accelerating  $k$ -Medians Clustering Using a Novel 4T-4R RRAM Cell. *Rupesh, Y.K., +, TVLSI Dec. 2018 2709-2722*

An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. *Xue, L., +, TVLSI March 2018 484-495*

Boosting NVDIMM Performance With a Lightweight Caching Algorithm. *Tsao, C., +, TVLSI Aug. 2018 1518-1530*

Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System. *Mao, M., +, TVLSI July 2018 1290-1300*

Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture. *Ali, K., +, TVLSI April 2018 630-638*

Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM. *Grossi, A., +, TVLSI Dec. 2018 2599-2607*

High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*

Neuromorphic Vision Hybrid RRAM-CMOS Architecture. *Eshraghian, J.K., +, TVLSI Dec. 2018 2816-2829*

Novel Magnetic Burn-In for Retention and Magnetic Tolerance Testing of STTRAM. *Khan, M.N.I., +, TVLSI Aug. 2018 1508-1517*

Performance and Energy-Efficient Design of STT-RAM Last-Level Cache. *Hameed, F., +, TVLSI June 2018 1059-1072*

ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration. *Long, Y., +, TVLSI Dec. 2018 2781-2794*

Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. *Xie, M., +, TVLSI Nov. 2018 2443-2455*

Symmetric 2-D-Memory Access to Multidimensional Data. *George, S., +, TVLSI June 2018 1040-1050*

Two-Phase Read Strategy for Low Energy Variation-Tolerant STT-RAM. *Park, J., +, TVLSI Dec. 2018 2584-2590*

Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. *Ochi, H., +, TVLSI Dec. 2018 2723-2736*

## Ranganathan, Nagarajan

In Memoriam. *TVLSI Dec. 2018 2955*

## RC circuits

Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018 653-662*

+ Check author entry for co-authors

## Readout electronics

An Uncooled Microbolometer Infrared Imager With a Shutter-Based Successive-Approximation Calibration Loop. *Park, Y., +, TVLSI Jan. 2018 122-132*

## Reconfigurable architectures

A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*

High-Performance Architecture Using Fast Dynamic Reconfigurable Accelerators. *Yang, P., +, TVLSI July 2018 1209-1222*

High-Throughput Pattern Matching With CMOL FPGA Circuits: Case for Logic-in-Memory Computing. *Madhavan, A., +, TVLSI Dec. 2018 2759-2772*

Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

Temperature Sensitivity and Compensation on a Reconfigurable Platform. *Shah, S., +, TVLSI March 2018 604-607*

Transmission Coefficient Matrix Modeling of Spin-Torque-Based  $n$ -Qubit Architecture. *Kulkarni, A., +, TVLSI Aug. 2018 1461-1470*

Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. *Ochi, H., +, TVLSI Dec. 2018 2723-2736*

## Rectification

A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018 892-902*

## Rectifiers

A 13.56-MHz CMOS Active Rectifier With a Voltage Mode Switched-Offset Comparator for Implantable Medical Devices. *Noh, K., +, TVLSI Oct. 2018 2050-2060*

## Rectifying circuits

A Single-Stage Direct-Conversion AC-DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018 892-902*

## Recurrent neural networks

ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration. *Long, Y., +, TVLSI Dec. 2018 2781-2794*

## Recycling

SCARE: An SRAM-Based Countermeasure Against IC Recycling. *Guo, Z., +, TVLSI April 2018 744-755*

## Reduced instruction set computing

An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

## Redundancy

A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing. *Liu, L., +, TVLSI Oct. 2018 2143-2154*

A Simple Yet Efficient Accuracy-Configurable Adder Design. *Xu, W., +, TVLSI June 2018 1112-1125*

A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018 2494-2503*

An Area-Efficient BIRA With 1-D Spare Segments. *Kim, D., +, TVLSI Jan. 2018 206-210*

Feedback-Based Low-Power Soft-Error-Tolerant Design for Dual-Modular Redundancy. *Li, Y., +, TVLSI Aug. 2018 1585-1589*

Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018 2504-2517*

Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs. *Wang, S., +, TVLSI March 2018 531-543*

## Reference circuits

A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT. *Wang, L., +, TVLSI Oct. 2018 2190-2194*

A Study on Bandgap Reference Circuit With Leakage-Based PTAT Generation. *Ji, Y., +, TVLSI Nov. 2018 2310-2321*

An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits. *Wang, D., +, TVLSI May 2018 958-968*

An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage. *Fu, Z., +, TVLSI Dec. 2018 2863-2872*

An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs. *Liu, Y., +, TVLSI Jan. 2018 201-205*

Temperature Sensitivity and Compensation on a Reconfigurable Platform. *Shah, S., +, TVLSI March 2018 604-607*

## Regression analysis

ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018 249-261*

Sparse Regression Driven Mixture Importance Sampling for Memory Design. *Malik, M., +, TVLSI Jan. 2018 63-72*

**Reliability**

- Duty-Cycle-Based Controlled Physical Unclonable Function. *Azhar, M.J., +, TVLSI Sept. 2018 1647-1658*  
 Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*  
 Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018 778-791*  
 Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes. *Lin, I., +, TVLSI Jan. 2018 50-62*  
 Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule. *Rozo, L., +, TVLSI Jan. 2018 11-22*

**Resistive RAM**

- A 2M1M Crossbar Architecture: Memory. *Teimoori, M., +, TVLSI Dec. 2018 2608-2618*  
 A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*  
 A Changing-Reference Parasitic-Matching Sensing Circuit for 3-D Vertical RRAM. *Lei, Y., +, TVLSI July 2018 1268-1276*  
 CSRO-Based Reconfigurable True Random Number Generator Using RRAM. *Govindaraj, R., +, TVLSI Dec. 2018 2661-2670*  
 Current Optimized Coset Coding for Efficient RRAM Programming. *Chakraborty, S., +, TVLSI May 2018 1000-1004*  
 Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories. *Zhang, J., +, TVLSI Nov. 2018 2358-2371*  
 Energy-Efficient Write Scheme for Nonvolatile Resistive Crossbar Arrays With Selectors. *Ciprut, A., +, TVLSI April 2018 711-719*  
 Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM. *Grossi, A., +, TVLSI Dec. 2018 2599-2607*

**Resonant frequency**

- Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*

**Reverse engineering**

- An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies. *Zhang, D., +, TVLSI Nov. 2018 2456-2469*  
 Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

**Ring oscillators**

- Duty-Cycle-Based Controlled Physical Unclonable Function. *Azhar, M.J., +, TVLSI Sept. 2018 1647-1658*

**Routing**

- Application and Product-Volume-Specific Customization of BEOL Metal Pitch. *Pagliarini, S.N., +, TVLSI Sept. 2018 1627-1636*

**S****Sampling methods**

- Identifying Single-Event Transient Location Based on Compressed Sensing. *Shao, C., +, TVLSI April 2018 768-777*

**Satellite links**

- Low-Power SDR Design on an FPGA for Intersatellite Communications. *Cai, X., +, TVLSI Nov. 2018 2419-2430*

**Scheduling**

- PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*  
 Provably Good Max-Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. *Lin, Z., +, TVLSI Feb. 2018 378-391*

**Search engines**

- Stateful Memristor-Based Search Architecture. *Halawani, Y., +, TVLSI Dec. 2018 2773-2780*

**Search problems**

- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*

- A Search Algorithm for the Worst Operation Scenario of a Cross-Point Phase-Change Memory Utilizing Particle Swarm Optimization. *Kim, K., +, TVLSI Dec. 2018 2591-2598*

- A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018 1930-1938*

- Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications. *Zhu, M., +, TVLSI May 2018 831-840*

- Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design. *Prakash, A., +, TVLSI March 2018 445-456*  
 Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error. *Mrazek, V., +, TVLSI Nov. 2018 2572-2576*

**Secondary cells**

- Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy. *Shin, D., +, TVLSI June 2018 1159-1170*

**Security**

- Duty-Cycle-Based Controlled Physical Unclonable Function. *Azhar, M.J., +, TVLSI Sept. 2018 1647-1658*  
 The Low Area Probing Detector as a Countermeasure Against Invasive Attacks. *Weiner, M., +, TVLSI Feb. 2018 392-403*

**Security of data**

- Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information. *Levi, I., +, TVLSI Jan. 2018 82-95*

**Self-assembly**

- Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018 2504-2517*

**Semiconductor device breakdown**

- A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*

**Semiconductor device models**

- Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*

**Semiconductor device noise**

- Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*

**Semiconductor device reliability**

- A Comprehensive Time-Dependent Dielectric Breakdown Lifetime Simulator for Both Traditional CMOS and FinFET Technology. *Yang, K., +, TVLSI Nov. 2018 2470-2482*

- Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery. *Roelke, A., +, TVLSI Oct. 2018 2016-2026*

- Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Sensitivity analysis**

- Electromigration- and Parasitic-Aware ILP-Based Analog Router. *Torabi, M., +, TVLSI Oct. 2018 1854-1867*

**Sensor fusion**

- An Energy-Efficient Programmable Manycore Accelerator for Personalized Biomedical Applications. *Kulkarni, A., +, TVLSI Jan. 2018 96-109*

**Sensors**

- PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*

**Sequential circuits**

- A DFT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018 1609-1612*

- Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018 2542-2552*

- Secure Double Rate Registers as an RTL Countermeasure Against Power Analysis Attacks. *Bellizia, D., +, TVLSI July 2018 1368-1376*

**Set theory**

- Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*

**Shift registers**

- Racetrack Queues for Extremely Low-Energy FIFOs. *Kline, D., +, TVLSI Aug. 2018 1531-1544*

- Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences. *Liu, S., +, TVLSI July 2018 1326-1339*

**Sigma-delta modulation**

- A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*

**Signal detection**

- ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*

- Efficient Spectrum Sensing for Aeronautical LDACS Using Low-Power Correlators. *Shreejith, S., +, TVLSI June 2018 1183-1191*

+ Check author entry for co-authors

**Signal generators**

A 0.9-V 33.7-ppm/C 85-nW Sub-Bandgap Voltage Reference Consisting of Subthreshold MOSFETs and Single BJT. *Wang, L., +, TVLSI Oct. 2018 2190-2194*

A Concurrent Dual-Band and Dual-Mode Frequency Synthesizer for Radar Systems. *Tsai, Y., +, TVLSI May 2018 945-957*

A Low-Power High-Speed Comparator for Precise Applications. *Khorami, A., +, TVLSI Oct. 2018 2038-2049*

**Signal processing**

A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohhata, K., +, TVLSI Sept. 2018 1777-1787*

**Signal processing algorithms**

Single-Chip Design for Intelligent Surveillance System. *Tsai, T., +, TVLSI Sept. 2018 1637-1646*

**Signal reconstruction**

ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018 867-877*

Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors. *Huang, P., TVLSI Oct. 2018 2155-2159*

The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel Index Selection. *Liu, S., +, TVLSI Feb. 2018 319-328*

**Signal sampling**

A Linearity-Improved 8-bit 320-MS/s SAR ADC With Metastability Immunity Technique. *Xu, D., +, TVLSI Aug. 2018 1545-1553*

ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*

Exploiting Memristors for Compressive Sampling of Sensory Signals. *Qian, F., +, TVLSI Dec. 2018 2737-2748*

**Silicon**

Application and Product-Volume-Specific Customization of BEOL Metal Pitch. *Pagliarini, S.N., +, TVLSI Sept. 2018 1627-1636*

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*

**Silicon compounds**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Silicon-on-insulator**

A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization. *Okuhara, H., +, TVLSI July 2018 1254-1267*

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Smart cards**

The Low Area Probing Detector as a Countermeasure Against Invasive Attacks. *Weiner, M., +, TVLSI Feb. 2018 392-403*

**Smoothing methods**

Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018 1604-1608*

**Software radio**

A 16-mW 1-GS/s With 49.6-dB SNDR TI-SAR ADC for Software-Defined Radio in 65-nm CMOS. *Qiu, L., +, TVLSI March 2018 572-583*

Low-Power SDR Design on an FPGA for Intersatellite Communications. *Cai, X., +, TVLSI Nov. 2018 2419-2430*

**Solid oxide fuel cells**

Aging Management Using a Reconfigurable Switch Network for Arrays of Nonideal Power Cells. *Kim, J., +, TVLSI May 2018 855-866*

**Sorting**

Low-Cost Sorting Network Circuits Using Unary Processing. *Najafi, M.H., +, TVLSI Aug. 2018 1471-1480*

**Space communication links**

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. *Gracia-Moran, J., +, TVLSI Oct. 2018 2132-2142*

**Space vehicle electronics**

Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications. *Guo, J., +, TVLSI May 2018 991-994*

**Sparse matrices**

Dynamic GPU Parallel Sparse LU Factorization for Fast Circuit Simulation. *Lee, W., +, TVLSI Nov. 2018 2518-2529*

**Special issues and sections**

Guest Editorial Memristive-Device-Based Computing. *Hamdioui, S., +, TVLSI Dec. 2018 2581-2583*

+ Check author entry for co-authors

**Spectroscopy**

A 5-to-8-GHz Wideband Miniaturized Dielectric Spectroscopy Chip With I/Q Mismatch Calibration in 65-nm CMOS. *Ma, S., +, TVLSI Aug. 2018 1554-1564*

**SPICE**

Efficient Analog Circuits for Boolean Satisfiability. *Yin, X., +, TVLSI Jan. 2018 155-167*

Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018 778-791*

Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion. *Akbari, M., +, TVLSI Sept. 2018 1812-1816*

Memristors for Secret Sharing-Based Lightweight Authentication. *Arafat, M.T., +, TVLSI Dec. 2018 2671-2683*

VOSSim: A Framework for Enabling Fast Voltage Overscaling Simulation for Approximate Computing Circuits. *Zervakis, G., +, TVLSI June 2018 1204-1208*

**Spin Hall effect**

Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. *Raha, A., +, TVLSI Feb. 2018 294-307*

**Spin-orbit interactions**

Energy- and Area-Efficient Spin-Orbit Torque Nonvolatile Flip-Flop for Power Gating Architecture. *Ali, K., +, TVLSI April 2018 630-638*

**SRAM chips**

*In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files. *Yang, T., +, TVLSI Nov. 2018 2241-2253*

A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures. *Yabuuchi, M., +, TVLSI Nov. 2018 2335-2344*

A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018 2494-2503*

Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application. *Peng, C., +, TVLSI March 2018 584-588*

Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration. *Srinivasa, S., +, TVLSI April 2018 671-683*

Controlling the Reliability of SRAM PUFs With Directed NBTI Aging and Recovery. *Roelke, A., +, TVLSI Oct. 2018 2016-2026*

Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications. *Guo, J., +, TVLSI May 2018 991-994*

Designing Energy-Efficient Intermittently Powered Systems Using Spin-Hall-Effect-Based Nonvolatile SRAM. *Raha, A., +, TVLSI Feb. 2018 294-307*

Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM. *Grossi, A., +, TVLSI Dec. 2018 2599-2607*

Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. *Gracia-Moran, J., +, TVLSI Oct. 2018 2132-2142*

Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell. *Giterman, R., +, TVLSI Oct. 2018 2180-2184*

Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes. *Lin, I., +, TVLSI Jan. 2018 50-62*

Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches. *Agarwal, S., +, TVLSI Oct. 2018 1881-1894*

SCARE: An SRAM-Based Countermeasure Against IC Recycling. *Guo, Z., +, TVLSI April 2018 744-755*

Sparse Regression Driven Mixture Importance Sampling for Memory Design. *Malik, M., +, TVLSI Jan. 2018 63-72*

SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability. *Clark, L.T., +, TVLSI Oct. 2018 2027-2037*

**Stability**

Clocked Hysteresis Control Scheme With Power-Law Frequency Scaling in Buck Converter to Improve Light-Load Efficiency for IoT Sensor Nodes. *Wu, C., +, TVLSI June 2018 1139-1150*

**Stacking**

GPU NTC Process Variation Compensation With Voltage Stacking. *Trapani Possignolo, R., +, TVLSI Sept. 2018 1713-1726*

**Standards**

Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018 1788-1801*

Duty-Cycle-Based Controlled Physical Unclonable Function. *Azhar, M.J., +, TVLSI Sept. 2018 1647-1658*

Reusing Trace Buffers as Victim Caches. *Jindal, N., +, TVLSI Sept. 2018 1699-1712*

## Statistical analysis

- Approximate Sum-of-Products Designs Based on Distributed Arithmetic. *Venkatachalam, S., +, TVLSI Aug. 2018 1604-1608*
- DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018 1084-1097*
- Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area. *Wang, G.C., +, TVLSI Nov. 2018 2279-2289*
- High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoCs. *Gopal, S., +, TVLSI Dec. 2018 2921-2934*
- LMDDet: A “Naturalness” Statistical Method for Hardware Trojan Detection. *Shen, H., +, TVLSI April 2018 720-732*
- Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF. *Che, W., +, TVLSI April 2018 733-743*
- SCARe: An SRAM-Based Countermeasure Against IC Recycling. *Guo, Z., +, TVLSI April 2018 744-755*

## Statistical distributions

- Exploiting Memristors for Compressive Sampling of Sensory Signals. *Qian, F., +, TVLSI Dec. 2018 2737-2748*

## Statistical testing

- DVFT: A Lightweight Solution for Power-Supply Noise-Based TRNG Using Dynamic Voltage Feedback Tuning System. *Tehranipoor, F., +, TVLSI June 2018 1084-1097*

## Stochastic processes

- A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*
- Toward Energy-Efficient Stochastic Circuits Using Parallel Sobol Sequences. *Liu, S., +, TVLSI July 2018 1326-1339*

## Storage management

- Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018 684-696*

## Storage management chips

- RAMON: Region-Aware Memory Controller. *Marino, M.D., +, TVLSI April 2018 697-710*

## Stress analysis

- Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*
- Postvoiding FEM Analysis for Electromigration Failure Characterization. *Zhao, H., +, TVLSI Nov. 2018 2483-2493*

## String matching

- Memory-Based Architecture for Multicharacter Aho–Corasick String Matching. *Wang, X., +, TVLSI Jan. 2018 143-154*

## Supercapacitors

- Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy. *Shin, D., +, TVLSI June 2018 1159-1170*

## Supply chains

- An On-Chip Dynamically Obfuscated Wrapper for Protecting Supply Chain Against IP and IC Piracies. *Zhang, D., +, TVLSI Nov. 2018 2456-2469*

## Support vector machines

- Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

- Stream Processing Dual-Track CGRA for Object Inference. *Fan, X., +, TVLSI June 2018 1098-1111*

## Surveillance

- Single-Chip Design for Intelligent Surveillance System. *Tsai, T., +, TVLSI Sept. 2018 1637-1646*

## Switched capacitor networks

- A DC-to-1-GHz Continuously Tunable Bandpass ADC. *Sarma, V., +, TVLSI March 2018 558-571*
- A Low-Power Forward and Reverse Body Bias Generator in CMOS 40 nm. *Wang, L., +, TVLSI July 2018 1403-1407*
- A Reliable Strong PUF Based on Switched-Capacitor Circuit. *He, Z., +, TVLSI June 2018 1073-1083*

## Switches

- Analysis of Clock Scheduling in Frequency Domain for Digital Switching Noise Suppressions. *Van Toan, N., +, TVLSI Sept. 2018 1685-1698*
- PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*

+ Check author entry for co-authors

## Synchronization

- A DFT Insertion Methodology to Scannable Q-Flop Elements. *Juracy, L.R., +, TVLSI Aug. 2018 1609-1612*

- A Hardware-Efficient Synchronization in L-DACSI for Aeronautical Communications. *Pham, T.H., +, TVLSI May 2018 924-932*

- Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer. *El-Mohandes, A.M., +, TVLSI Nov. 2018 2372-2385*

## System recovery

- In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files. *Yang, T., +, TVLSI Nov. 2018 2241-2253*

## System-on-chip

- Algorithmic Optimization of Thermal and Power Management for Heterogeneous Mobile Platforms. *Bhat, G., +, TVLSI March 2018 544-557*

- An Area-Efficient BIRA With 1-D Spare Segments. *Kim, D., +, TVLSI Jan. 2018 206-210*

- Erratum to “Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint” [DOI: 10.1109/TVLSI.2018.2818079]. *TVLSI Dec. 2018 2956*

- Rapid Memory-Aware Selection of Hardware Accelerators in Programmable SoC Design. *Prakash, A., +, TVLSI March 2018 445-456*

- Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test. *Guin, U., +, TVLSI May 2018 818-830*

- SCARe: An SRAM-Based Countermeasure Against IC Recycling. *Guo, Z., +, TVLSI April 2018 744-755*

- Temperature Sensitivity and Compensation on a Reconfigurable Platform. *Shah, S., +, TVLSI March 2018 604-607*

## Systolic arrays

- A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*

# T

## Table lookup

- A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

- A Two-Dimensional Associative Processor. *Yantir, H.E., +, TVLSI Sept. 2018 1659-1670*

- Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits. *Martev, D., +, TVLSI Nov. 2018 2395-2405*

- Memory-Based Architecture for Multicharacter Aho–Corasick String Matching. *Wang, X., +, TVLSI Jan. 2018 143-154*

- Via-Switch FPGA: Highly Dense Mixed-Grained Reconfigurable Architecture With Overlay Via-Switch Crossbars. *Ochi, H., +, TVLSI Dec. 2018 2723-2736*

## Task analysis

- PATH: Performance-Aware Task Scheduling for Energy-Harvesting Non-volatile Processors. *Li, J., +, TVLSI Sept. 2018 1671-1684*

## Telecommunication computing

- A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

- A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

## Telecommunication network reliability

- A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

## Telecommunication network routing

- A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing. *Ghanaatian, R., +, TVLSI Feb. 2018 329-340*

## Telecommunication power management

- A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018 1171-1182*

## Telecommunication scheduling

- A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

## Telecommunication traffic

- A Fast, Single-Instruction–Multiple-Data, Scalable Priority Queue. *Benacer, I., +, TVLSI Oct. 2018 1939-1952*

## Telemedicine

- Study on a Low-Complexity ECG Compression Scheme With Two-Tier Sensors. *Huang, P., TVLSI Oct. 2018 2155-2159*

## Temperature measurement

- Fast and Accurate Emissivity and Absolute Temperature Maps Measurement for Integrated Circuits. *Yu, H., +, TVLSI May 2018 912-923*

**Temperature sensors**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018 2085-2098*

**Thermal management (packaging)**

Enhancing Power, Performance, and Energy Efficiency in Chip Multiprocessors Exploiting Inverse Thermal Dependence. *Neshatpour, K., +, TVLSI April 2018 778-791*

Thermal Management of Batteries Using Supercapacitor Hybrid Architecture With Idle Period Insertion Strategy. *Shin, D., +, TVLSI June 2018 1159-1170*

**Thermal stresses**

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*

**Thermoelectric conversion**

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018 1241-1253*

**Three-dimensional integrated circuits**

A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018 792-802*

A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory. *Chen, X., +, TVLSI July 2018 1277-1289*

A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash. *Chen, S., +, TVLSI Nov. 2018 2322-2334*

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*

Compact 3-D-SRAM Memory With Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration. *Srinivasa, S., +, TVLSI April 2018 671-683*

Contactless Testing for Prebond Interposers. *Hsu, K., +, TVLSI June 2018 1005-1014*

High-Performance and Small-Form Factor Near-Field Inductive Coupling for 3-D NoC. *Gopal, S., +, TVLSI Dec. 2018 2921-2934*

Hybrid Monolithic 3-D IC Floorplanner. *Guler, A., +, TVLSI Oct. 2018 1868-1880*

Recovery-Aware Proactive TSV Repair for Electromigration Lifetime Enhancement in 3-D ICs. *Wang, S., +, TVLSI March 2018 531-543*

Thermal Stress and Reliability Analysis of TSV-Based 3-D ICs With a Novel Adaptive Strategy Finite Element Method. *Zhou, H., +, TVLSI July 2018 1312-1325*

Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic. *Mirzaie, N., +, TVLSI Dec. 2018 2619-2627*

**Threshold voltage**

A Two-Dimensional Associative Processor. *Yantir, H.E., +, TVLSI Sept. 2018 1659-1670*

GPU NTC Process Variation Compensation With Voltage Stacking. *Trapani Possignolo, R., +, TVLSI Sept. 2018 1713-1726*

**Throughput**

Accelerating Convolutional Neural Network With FFT on Embedded Hardware. *Abtahi, T., +, TVLSI Sept. 2018 1737-1749*

GPU NTC Process Variation Compensation With Voltage Stacking. *Trapani Possignolo, R., +, TVLSI Sept. 2018 1713-1726*

**Time division multiplexing**

Combating Data Leakage Trojans in Commercial and ASIC Applications With Time-Division Multiplexing and Random Encoding. *Schulze, T.E., +, TVLSI Oct. 2018 2007-2015*

**Time-digital conversion**

A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC. *El-Halwagy, W., +, TVLSI Oct. 2018 1967-1979*

**Time-domain analysis**

A 100-MS/s-5-GS/s, 13-5-bit Nyquist-Rate Reconfigurable Time-Domain ADC. *El-Halwagy, W., +, TVLSI Oct. 2018 1967-1979*

A 900-MHz, 3.5-mW, 8-bit Pipelined Subranging ADC Combining Flash ADC and TDC. *Ohhata, K., +, TVLSI Sept. 2018 1777-1787*

**Time-frequency analysis**

ADC-Assisted Random Sampler Architecture for Efficient Sparse Signal Acquisition. *Safarpour, M., +, TVLSI Aug. 2018 1590-1594*

Duty-Cycle-Based Controlled Physical Unclonable Function. *Azhar, M.J., +, TVLSI Sept. 2018 1647-1658*

**Timing**

Cascade and LC Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing. *Abdelfattah, M., +, TVLSI Sept. 2018 1788-1801*

ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices. *Hong, J., +, TVLSI Sept. 2018 1802-1806*

+ Check author entry for co-authors

**Timing circuits**

A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design. *Chen, Z., +, TVLSI Oct. 2018 2118-2131*

Low Overhead Warning Flip-Flop Based on Charge Sharing for Timing Slack Monitoring. *Sannena, G., +, TVLSI July 2018 1223-1232*

**Topology**

Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018 1807-1811*

**Traffic engineering computing**

Energy-Efficient Pedestrian Detection System: Exploiting Statistical Error Compensation for Lossy Memory Data Compression. *Tang, Y., +, TVLSI July 2018 1301-1311*

**Transceivers**

A 12.5-Gb/s Near-Ground Transceiver Employing a MaxEye Algorithm-Based Adaptation Technique. *Jin, J., +, TVLSI March 2018 522-530*  
An FPGA-Based Phase Measurement System. *Mitra, J., +, TVLSI Jan. 2018 133-142*

Efficient Low-Power Digital Baseband Transceiver for IEEE 802.15.6 Narrowband Physical Layer. *El-Mohandes, A.M., +, TVLSI Nov. 2018 2372-2385*

**Transfer functions**

A Continuous-Time MASH 1-1-1 Delta-Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS. *Liu, Q., +, TVLSI April 2018 756-767*

**Transformers**

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

**Transforms**

Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption. *Ye, J., +, TVLSI Sept. 2018 1727-1736*

**Transient analysis**

An Experimental Evaluation and Analysis of Transient Voltage Fluctuations in FPGAs. *Gnad, D.R.E., +, TVLSI Oct. 2018 1817-1830*

**Transient response**

A 2- $\mu$ s Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks. *Hwang, Y., +, TVLSI Jan. 2018 216-220*

A New Fast-Response Current-Mode Buck Converter With Improved  $I^2$ -Controlled Techniques. *Chen, J., +, TVLSI May 2018 903-911*

**Transistor circuits**

A 4-Transistors/1-Resistor Hybrid Synapse Based on Resistive Switching Memory (RRAM) Capable of Spike-Rate-Dependent Plasticity (SRDP). *Milo, V., +, TVLSI Dec. 2018 2806-2815*

Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs. *Marella, S.K., +, TVLSI Dec. 2018 2907-2920*

**Transistors**

A Two-Dimensional Associative Processor. *Yantir, H.E., +, TVLSI Sept. 2018 1659-1670*

ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018 249-261*

**Transmission lines**

A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018 2073-2084*

**Traveling salesman problems**

Provably Good Max-Min- $m$ -Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. *Lin, Z., +, TVLSI Feb. 2018 378-391*

**Trees (mathematics)**

A Flexible and Energy-Efficient Convolutional Neural Network Acceleration With Dedicated ISA and Accelerator. *Chen, X., +, TVLSI July 2018 1408-1412*

A High-Level Design Framework for the Automatic Generation of High-Throughput Systolic Binomial-Tree Solvers. *Tavakkoli, A., +, TVLSI Feb. 2018 341-354*

An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. *Wang, Y., +, TVLSI Feb. 2018 280-293*

**Trellis codes**

Basic-Set Trellis Min-Max Decoder Architecture for Nonbinary LDPC Codes With High-Order Galois Fields. *Pham Thi, H., +, TVLSI March 2018 496-507*

**Trusted computing**

Memristors for Secret Sharing-Based Lightweight Authentication. *Arafat, M.T., +, TVLSI Dec. 2018 2671-2683*

**U****UHF integrated circuits**

- A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique. *Zhang, Z., +, TVLSI May 2018* 933–944
- A DC-to-1-GHz Continuously Tunable Bandpass ADC. *Sarma, V., +, TVLSI March 2018* 558–571
- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018* 621–629
- Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018* 653–662

**UHF oscillators**

- A High-Accuracy Programmable Pulse Generator With a 10-ps Timing Resolution. *Liu, J., +, TVLSI April 2018* 621–629
- Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design. *Mirajkar, P., +, TVLSI March 2018* 589–593
- Zero-Power Feed-Forward Spur Cancelation for Supply-Regulated CMOS Ring PLLs. *Agarwal, P., +, TVLSI April 2018* 653–662

**Ultra wideband communication**

- A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018* 1171–1182

**V****Varactors**

- A 60-GHz Transmission Line Phase Shifter Using Varactors and Tunable Inductors in 65-nm CMOS Technology. *Shamsadini, S., +, TVLSI Oct. 2018* 2073–2084
- On-Chip Power Supply Noise Suppression Through Hyperabrupt Junction Varactors. *Pathak, D., +, TVLSI Nov. 2018* 2230–2240

**Very large scale integration**

- A Low-Power Pipelined-SAR ADC Using Boosted Bucket-Brigade Device for Residue Charge Processing. *Zhang, H., +, TVLSI Sept. 2018* 1763–1776
- Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification. *Mula, S., +, TVLSI Sept. 2018* 1750–1762
- GPU NTC Process Variation Compensation With Voltage Stacking. *Trapani Possignolo, R., +, TVLSI Sept. 2018* 1713–1726
- ICS: Interrupt-Based Channel Sneaking for Maximally Exploiting Die-Level Parallelism of NAND Flash-Based Storage Devices. *Hong, J., +, TVLSI Sept. 2018* 1802–1806
- Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion. *Akbari, M., +, TVLSI Sept. 2018* 1812–1816
- Low-Complexity VLSI Design of Large Integer Multipliers for Fully Homomorphic Encryption. *Ye, J., +, TVLSI Sept. 2018* 1727–1736

**Vias**

- Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP. *Li, X., +, TVLSI Nov. 2018* 2504–2517

**Video codecs**

- A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018* 1930–1938

**Video coding**

- A Single-Chip 4K 60-fps 4:2:2 HEVC Video Encoder LSI Employing Efficient Motion Estimation and Mode Decision Framework With Scalability to 8K. *Onishi, T., +, TVLSI Oct. 2018* 1930–1938

**Video signal processing**

- Viewer-Aware Intelligent Efficient Mobile Video Embedded Memory. *Chen, D., +, TVLSI April 2018* 684–696

**VLSI**

- A Hardware Architecture for Columnar-Organized Memory Based on CMOS Neuron and Memristor Crossbar Arrays. *Shamsi, J., +, TVLSI Dec. 2018* 2795–2805
- A Variable-Size FFT Hardware Accelerator Based on Matrix Transposition. *Chen, X., +, TVLSI Oct. 2018* 1953–1966
- Design and Synthesis of Self-Healing Memristive Circuits for Timing Resilient Processor Design. *Kong, S., +, TVLSI Dec. 2018* 2648–2660
- Dynamic Choke Sensing for Timing Error Resilience in NTC Systems. *Bal, A., +, TVLSI Jan. 2018* 1–10
- Efficient VLSI Implementation of a Sequential Finite Field Multiplier Using Reordered Normal Basis in Domino Logic. *Hosseinzadeh Namin, P., +, TVLSI Nov. 2018* 2542–2552

Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018* 969–980

Physics-Based Compact TDDB Models for Low-*k* BEOL Copper Interconnects With Time-Varying Voltage Stressing. *Peng, S., +, TVLSI Feb. 2018* 239–248

Taming Spatiotemporal Chaos in Forced Memristive Arrays. *Buscarino, A., +, TVLSI Dec. 2018* 2947–2954

VLSI Design of an ML-Based Power-Efficient Motion Estimation Controller for Intelligent Mobile Systems. *Hsieh, J., +, TVLSI Feb. 2018* 262–271

**Voids (solid)**

Fast Electromigration Stress Evolution Analysis for Interconnect Trees Using Krylov Subspace Method. *Cook, C., +, TVLSI May 2018* 969–980

Postvoiding FEM Analysis for Electromigration Failure Characterization. *Zhao, H., +, TVLSI Nov. 2018* 2483–2493

**Voltage control**

- In Situ* and In-Field Technique for Monitoring and Decelerating NBTI in 6T-SRAM Register Files. *Yang, T., +, TVLSI Nov. 2018* 2241–2253
- A Single-Stage Direct-Conversion AC–DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018* 892–902
- Erratum to “Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint” [DOI: 10.1109/TVLSI.2018.2818079]. , *TVLSI Dec. 2018* 2956

**Voltage regulators**

- A Global Bayesian Optimization Algorithm and Its Application to Integrated System Design. *Torun, H.M., +, TVLSI April 2018* 792–802
- A Single-Stage Direct-Conversion AC–DC Converter for Inductively Powered Application. *Low, Q.W., +, TVLSI May 2018* 892–902
- Design Space Exploration of Distributed On-Chip Voltage Regulation Under Stability Constraint. *Zhan, X., +, TVLSI Aug. 2018* 1580–1584
- ElasticCore: A Dynamic Heterogeneous Platform With Joint Core and Voltage/Frequency Scaling. *Khavari Tavana, M., +, TVLSI Feb. 2018* 249–261

**Voltage-controlled oscillators**

- A 100-MS/s–5-GS/s, 13–5-bit Nyquist-Rate Reconfigurable Time-Domain ADC. *El-Halwagi, W., +, TVLSI Oct. 2018* 1967–1979
- Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design. *Mirajkar, P., +, TVLSI March 2018* 589–593
- Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits. *Gimeno, C., +, TVLSI Sept. 2018* 1807–1811
- Phase Noise Analysis of Bipolar Class-C VCOs With Delay in Oscillator Loop. *Thakkar, A., +, TVLSI Dec. 2018* 2873–2883

**W****Walsh functions**

Hardware Implementation of Iterative Method With Adaptive Thresholding for Random Sampling Recovery of Sparse Signals. *Fardad, M., +, TVLSI May 2018* 867–877

**Waste heat**

Dynamic Reconfiguration of Thermoelectric Generators for Vehicle Radiators Energy Harvesting Under Location-Dependent Temperature Variations. *Kim, J., +, TVLSI July 2018* 1241–1253

**Waveform analysis**

- A 1-Gb/s 6–10-GHz, Filterless, Pulsed UWB Transmitter With Symmetrical Waveform Analysis and Generation. *Ying, Y., +, TVLSI June 2018* 1171–1182

**Wavelength division multiplexing**

HYDRA: Heterodyne Crosstalk Mitigation With Double Microring Resonators and Data Encoding for Photonic NoCs. *Chittamuru, S.V.R., +, TVLSI Jan. 2018* 168–181

**Weibull distribution**

A Simplified Yield Model for SRAM Repair in Advanced Technology. *Qi, X., +, TVLSI Nov. 2018* 2494–2503

**Wide band gap semiconductors**

Electronics and Packaging Intended for Emerging Harsh Environment Applications: A Review. *Hassan, A., +, TVLSI Oct. 2018* 2085–2098

**Wideband amplifiers**

A 16-Gb/s Low-Power Inductorless Wideband Gain-Boosted Baseband Amplifier With Skewed Differential Topology for Wireless Network-on-Chip. *Baylon, J., +, TVLSI Nov. 2018* 2406–2418

**Wireless LAN**

A Multi-Gb/s Frame-Interleaved LDPC Decoder With Path-Unrolled Message Passing in 28-nm CMOS. *Milicevic, M., +, TVLSI Oct. 2018* 1908–1921

A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications. *Tsatsaragkos, I., +, TVLSI Jan. 2018* 182–195

**Wireless sensor networks**

A 2- $\mu$ s Fast-Response Step-Up Converter With Efficiency-Enhancement Techniques Suitable for Cluster-Based Wireless Sensor Networks.  
*Hwang, Y., +, TVLSI Jan. 2018 216-220*

**Wires**

Application and Product-Volume-Specific Customization of BEOL Metal Pitch.  
*Pagliarini, S.N., +, TVLSI Sept. 2018 1627-1636*

Cut Redistribution and Insertion for Advanced 1-D Layout Design via Network Flow Optimization. *Zhang, Y., +, TVLSI Sept. 2018 1613-1626*