On-chip traffic modeling and synthesis for MPEG-2 video applications

G.V. Varatkar; R. Marculescu

doi:10.1109/tvlsi.2003.820523

by G.V. Varatkar, R. Marculescu

Published in IEEE Transactions on Very Large Scale Integration (vlsi) Systems by Institute of Electrical and Electronics Engineers (IEEE).

2004 Volume 12, p108-119

Archived Files and Locations

application/pdf 954.0 kB
file_bklb7nhxzvg5dn5qxsdztrzohq web.archive.org (webarchive)
www.gigascale.org (web)
web.archive.org (webarchive)
www.gm.ece.cmu.edu:80 (web)
www.gm.ece.cmu.edu (web)
+ 1 more URLs

Read Archived PDF

Preserved and Accessible

Type article-journal
Stage

published

Year 2004

DOI 10.1109/tvlsi.2003.820523

Container Metadata
Not in DOAJ
In Keepers Registry
ISSN-L: 1063-8210

Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)

Cite This

BibTeX
CSL-JSON
MLA
Harvard

Lookup Links

oaDOI/unpaywall (OA fulltext)
Crossref Metadata (via API)
Worldcat
SHERPA/RoMEO (journal policies)
wikidata.org
CORE.ac.uk
Semantic Scholar
Google Scholar

Catalog Record
Revision: 751b20d4-99b0-4c0c-8ffe-1a0cf145e182
API URL: JSON

Edit Metadata View History

On-chip traffic modeling and synthesis for MPEG-2 video applications release_yncwhqvvlnd4vnquswynnet7li

Archived Files and Locations

On-chip traffic modeling and synthesis for MPEG-2 video applications `release_yncwhqvvlnd4vnquswynnet7li`