Jun Yang
ABSTRACT
A new architectural technique to reduce power dissipation in data caches is proposed. In multimedia applications, a major portion of data cache accesses hit in the same cache set continuously before going to a different set. This feature allows us to remove unnecessary driving power in data arrays as long as the same cache set is accessed incessantly. Power saving is achieved through buffering and accessing the cache set instead of the main data array. The proposed technique does not incur performance degradation and accomplishes up to 57% of power reduction for data caches.
- D. Burger and T. Austin, "The SimpleScalar Tool Set, Version 2.0," Technical Report 1342, Univ. of Wisconsin-Madison, Comp. Sci. Dept., 1997.Google Scholar
Digital Library
- K. Ghose, M. B. Kamble, "Reducing Power in Superscalar Processor Caches using Subbanking, Multiple Line Buffers and Bit-Line Segmentation," ISLPED'99, pp. 70--75, 1999. Google ScholarDigital Library
- S. Gunther and S. Rajgopal, Personal communication.Google Scholar
- M. Huang, J. Renau, S. M. Yoo, J. Torrellas, "L1 Data Cache Decomposition for Energy Efficiency," ISLPED'01, pp. 10--15, 2001. Google ScholarDigital Library
- N. P. Jouppi and S. J.E. Wilton, "An Enhanced Access and Cycle Time Model for On-Chip Caches," Research Report 93/5, Compact Western Research Lab, July 1994.Google Scholar
- C. Lee, M. Potkonjak, W. H. Mangione-Smith, "MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications," MICRO-30, pp. 330--335, 1997. Google ScholarDigital Library
- Montenaro J. Et al., "A 160MHz 32b 0.5W CMOS RISC Microprocessor," International Solid-State Circuits Conference, 1996.Google Scholar
- C. Su, A. Despain, "Cache Design Tradeoffs for Power and Performance Optimization:A Case Study," ISLPED'95, pp. 63--68, 1995. Google ScholarDigital Library
Index Terms
- Lightweight set buffer: low power data cache for multimedia application
Recommendations
Reducing cache misses through programmable decoders
Level-one caches normally reside on a processor's critical path, which determines clock frequency. Therefore, fast access to level-one cache is important. Direct-mapped caches exhibit faster access time, but poor hit rates, compared with same sized set-...
An energy-efficient L2 cache architecture using way tag information under write-through policy
Many high-performance microprocessors employ cache write-through policy for performance improvement and at the same time achieving good tolerance to soft errors in on-chip caches. However, write-through policy also incurs large energy overhead due to ...
SRM-buffer: an OS buffer management technique to prevent last level cache from thrashing in multicores
EuroSys '11: Proceedings of the sixth conference on Computer systemsBuffer caches in operating systems keep active file blocks in memory to reduce disk accesses. Related studies have been focused on how to minimize buffer misses and the caused performance degradation. However, the side effects and performance ...
Comments