Satish Ganesan
- 1.M.Kaul and Ranga Vemuri, "Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs", Design and Test in Europe, DATE 98, IEEE Computer Society, Paris, 1998 pp.389- 396. Google Scholar
Digital Library
- 2.K. M. GajjalaPurna and D. Bhatia, "Partitioning in Time: A Paradigm for Reconfigurable Computing", ICCD98, IEEE Computer Society, October, 1998, pp. 340-345. Google ScholarDigital Library
- 3.Xilinx Corporation, San Jose, California, XC6200 Datasheet, 1997.Google Scholar
- 4.Atmel Corporation, San Jose, California, http://www.atmel.com.Google Scholar
- 5.N. Shirazi, W. Luk, "Automating Production of Run-Time Reconfigurable Designs", Field-Programmable Gate Arrays, FPGA 1996, pp. 147-156. Google ScholarDigital Library
- 6.J-P Heron, R.F. Woods, "Accelerating run-time reconfiguration on FCCMs", IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM '99, Preliminary Proceedings, Napa, CA, April 21-23, 1999. Google ScholarDigital Library
- 7.S. Hauck, Z. Li, E. J. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 8, August, 1999, pp. 1107-1113. Google ScholarDigital Library
- 8.D. D. Gajski, N. D. Dutt, A. Wu, S. Lin, High-level Synthesis: Introduction to Chip and System Design, Kluwer Academic Publishers, 1992. Google ScholarDigital Library
- 9.N. Narasimhan "Formal Synthesis: Formal Assertions Based Verification in a High-Level Synthesis System", PhD Thesis, University of Cincinnati, 1998.Google Scholar
- 10.M. Wolf, High Performance Compilers for Parallel Computing, Addison-Wesley Publications, 1996. Google ScholarDigital Library
- 11.S.Y. Kung, VLSI Array Processors, Prentice Hall, 1988. Google ScholarDigital Library
- 12.M. Kaul, R. Vemuri, "Integrated Block-Processing and Design-Space Exploration in Temporal Partitioning for RTR Architectures", Reconfigurable Architectures Workshop, RAW'99, Springer Publ., pp.606-615. Google ScholarDigital Library
- 13.I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, "An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures", Reconfigurable Architectures Workshop, RAW'98, Springer Publ., pp.31-36.Google Scholar
- 14.Xilinx Corporation, San Jose, California, VELAB Reference Manual, 1998.Google Scholar
Index Terms
- An integrated temporal partioning and partial reconfiguration technique for design latency improvement
Recommendations
A bitstream relocation technique to improve flexibility of partial reconfiguration
ICA3PP'12: Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part IThe latest commercial field programmable gate array (FPGA) like a Virtex-6 can perform partial reconfiguration (PR). PR can take full advantage of FPGA's reconfigurability. However, PR bitstream (PRB) which created by authorized design flow cannot be ...
Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications
This work aims to pave the way for an efficient open system architecture applied to embedded electronic applications to manage the processing of computationally complex algorithms at real-time and low-cost. The target is to define a standard ...
Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation
IPDPS'06: Proceedings of the 20th international conference on Parallel and distributed processingDynamic reconfiguration of FPGAs enables systems to adapt to changing demands. This paper concentrates on how to take into account specificities of partially reconfigurable components during the high level Adequation Algorithm Architecture process. We ...
Comments