Meenakshi Kaul
- 1.M. J. Wirthlin and B. L. Hutchings, "Sequencing Run-Time Reconfigured Hardware with Software", ACM/SIGDA International Symposium on Field Programmable Fate Arrays, FPGA 1996, pp. 122-128. Google Scholar
Digital Library
- 2.R. D. Hudson, D. I. Lehn and P. M. Athanas, "A Run-Time Reconfigurable Engine for Image Interpolation", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 88-95. Google ScholarDigital Library
- 3.M. B. Gokhale and 3. M. Stone, "NAPA C:Gompiling for Hybrid RISG/FPGA Architectures", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 126-135. Google ScholarDigital Library
- 4.M. Vasiliko and D. Ait-Boudaoud, "Architectural Synthesis for Dynamically Reconfigurable Logic", International Workshop on Field-Programmable Logic and Applications, FPL 1996, pp. 290- 296. Google ScholarDigital Library
- 5.K. M. GajjalaPurna and D. Bhatia, "Temporal Partitioning and Scheduling for Reconfigurab|e Computing", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 329- 330. Google ScholarDigital Library
- 6.J. Spillane and H. Owen, "Temporal Partitioning for Partially- Reconfigurable-Field-Programmable Gate", Reconfigurable Architectures Workshop in 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing, IPPS//SPDP 1998, pp. 37-.~ 2.Google ScholarCross Ref
- 7.M. Kaul and R. Vemuri, "Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures", Design and Test in Europe, DATE 1998, pp. 389-396. Google ScholarDigital Library
- 8.S. Trimberger, "Scheduling designs into a Time-Multiplexed FPGA", A CM/SIGDA International Symposium on Field Programmable Fate Arrays, FPGA 1998, pp. 153o160. Google ScholarDigital Library
- 9.S. Trimberger, "A Time-Multiplexed FPGA", IEEE Symposium on FPGAs.for Custom Computing Machines, FCCM 1997, pp. 22-28. Google ScholarDigital Library
- 10.M. Xu, F. Kurdahi, "Layout Driven High Level Synthesis for FPGA Based Architectures", Design and Test in Europe '98. Google ScholarDigital Library
- 11.I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri, "An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures", Reconfigurable Architectures Workshop in 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing, IPPS/SPDP 1998, pp. 31-36.Google ScholarCross Ref
- 12.S. Govindarajan, i. Ouaiss, M. Kaul, V. Srinivasan and R. Vemuri, "An Effective Design Approach for Dynamically Reconfigurable Architectures", IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998, pp. 312-313. Google ScholarDigital Library
- 13.J. Roy, N. Kumar and R. Vemuri, "DSS: A Distributed High- Level Synthesis System for VHDL Specifications", IEEE Design and Test of Computers, vg, n2, June 1992, pp. 18-32. Google ScholarDigital Library
- 14.M. Wolf, High Performance Compilers for Parallel Computing, Addison-Wesley Publishers, 1996. Google ScholarDigital Library
- 15.C. H. Gebotys, "An OptimM methodology of Synthesis of DSP Multichip Architectures", Journal of VLSI Signal Processing, v11, p9-19 1995. Google ScholarDigital Library
- 16.R. Niemann and P. Marwedel, "An Algorithm for Hardware/Software Partitioning Using Mixed Integer Linear Programming", Proceedings of the ED~TC, 1996. Google ScholarDigital Library
- 17.G.K. Wallace, "The 3PEG Still Picture Compression Standard", ACM Communications, 1991. Google ScholarDigital Library
- 18.WILDFORGE Reference Manual, Document #1189 - Release Notes, Annapolis Micro Systems, Inc.Google Scholar
Index Terms
- An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
Partitioning signal processing applications to different granularity reconfigurable logic
SSIP'05: Proceedings of the 5th WSEAS international conference on Signal, speech and image processingIn this paper, we propose a methodology for partitioning DSP applications between the fine and coarse-grain reconfigurable hardware for improving performance. The fine-grain logic is implemented by an embedded FPGA unit, while for the coarse-grain ...
Automated framework for partitioning DSP applications in hybrid reconfigurable platforms
In this paper, we present a software framework that implements a formalized methodology for partitioning Digital Signal Processing applications between reconfigurable hardware blocks of different granularity. A hybrid generic reconfigurable architecture ...
Comments