Lei Jiang
ABSTRACT
Phase Change Memory (PCM) has recently emerged as a promising nonvolatile memory technology. To effectively increase memory capacity and reduce per bit fabrication cost, multi-level cell (MLC) PCM stores more than one bit per cell by differentiating multiple intermediate resistance levels. However, MLC PCM suffers from significantly shortened endurance due to its large RESET current that initiates the cell state. In this paper, we propose elastic RESET (ER) to construct non-2n-state MLC PCM, e.g., 3-state MLC PCM instead of 4-state one for 2-bit MLC. We then adopt data compression and propose fraction encoding to store compressed data using non-2n-state MLC. By reducing RESET energy, ER significantly reduces write power and prolongs PCM lifetime. On average, we observed 17% RESET power reduction and 32x endurance improvement for 2-bit MLC.
- A. R. Alameldeen and D. A. Wood, "Adaptive Cache Compression for High-Performance Processors", in ISCA, 2004. Google Scholar
Digital Library
- M. Arjomand, et al., "A Morphable PCM Architecture Considering Frequent Zero Values", in ICCD, 2011. Google ScholarDigital Library
- M. Awasthi, et al., "Efficient Scrub Mechanisms for Error-Prone Emerging Memories", in HPCA, 2012. Google ScholarDigital Library
- F. Bedeschi, et al., "A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage," JSSC, 2009.Google Scholar
- S. Braga, et al., "Modeling of Partial-RESET Dynamics in Phase Change Memories," in ESSDERC, 2010.Google Scholar
- S. Braga, et al., "Voltage-Driven Partial-RESET Multilevel Programming in Phase-Change Memories," in ESSDERC, 2010.Google Scholar
- C. Calligaro, et al., "Comparative Analysis of Sensing Schemes for Multilevel Non-volatile Memories," in ICISS, 1997.Google Scholar
- S. Cho and H. Lee, "Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance," in MICRO, 2009. Google ScholarDigital Library
- A. Hay, et al., "Preventing PCM Banks from Seizing Too Much Power," in MICRO, 2011. Google ScholarDigital Library
- L. Jiang, et al., "Enhancing Phase Change Memory Lifetime through Fine-Grained Current Regulation and Voltage Upscaling," in ISLPED, 2011. Google ScholarDigital Library
- L. Jiang, et al., "Improving Write Operations in MLC Phase Change Memory," in HPCA, 2012. Google ScholarDigital Library
- M. Joshi, et al., "Mercury: A Fast and Energy-Efficient Multi-level Cell based Phase Change Memory System," in HPCA, 2011. Google ScholarDigital Library
- K. Kim and S. J. Ahn, "Reliability Investigations for Manufacturable High Density PRAM," in IRPS, 2005.Google Scholar
- D. Mantegazza, et al., "Statistical Analysis and Modeling of Programming and Retention in PCM Arrays," in IEDM, 2007.Google Scholar
- T. Nirschl, et al., "Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory," in IEDM, 2007.Google Scholar
- N. Papandreou, et al., "Estimation of Amorphous Fraction in Multilevel Phase Change Memory Cells," in ESSDERC, 2009.Google Scholar
- M. K. Qureshi, et al., "Enhancing Lifetime and Security of PCM-based Main Memory with Start-Gap Wear Leveling," in MICRO, 2009. Google ScholarDigital Library
- M. K. Qureshi, et al., "Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing," in HPCA, 2010.Google Scholar
- B. Rajendran, et al., "Analytical Model for Reset Operation of Phase Change Memory," in IEDM, 2008.Google Scholar
- S. Schechter, et al., "Use ECP, not ECC, for Hard Failures in Resistive Memories, in ISCA," 2010. Google ScholarDigital Library
- J. Wang, et al., "Energy-efficient Multi-Level Cell PCM System with Data Encoding," in ICCD, 2011. Google ScholarDigital Library
- D. H. Yoon, et al., "FREE-p: Protecting Non-volatile Memory against Both Hard and Soft Errors," in HPCA, 2011. Google ScholarDigital Library
- W. Zhang and T. Li, "Characterizing and Mitigating the Impact of Process Variations on Phase Change based Memory Systems," in MICRO, 2009. Google ScholarDigital Library
- P. Zhou, et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," in ISCA, 2009. Google ScholarDigital Library
Index Terms
- ER: elastic RESET for low power and long endurance MLC based phase change memory
Recommendations
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10Phase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Morphable memory system: a robust architecture for exploiting multi-level phase change memories
ISCA '10: Proceedings of the 37th annual international symposium on Computer architecturePhase Change Memory (PCM) is emerging as a scalable and power efficient technology to architect future main memory systems. The scalability of PCM is enhanced by the property that PCM devices can store multiple bits per cell. While such Multi-Level Cell ...
Compiler directed write-mode selection for high performance low power volatile PCM
LCTES '13Micro-Controller Units (MCUs) are widely adopted ubiquitous computing devices. Due to tight cost and energy constraints, MCUs often integrate very limited internal RAM memory on top of Flash storage, which exposes Flash to heavy write traffic and ...
Comments