Hao Xu
ABSTRACT
With the technology moving into the deep sub-100nm region, the increase of leakage power consumption necessitates more aggressive power reduction techniques. Power gating is a promising technique. Our research emphasizes the virtual ground voltage (VVG) as the key to make critical design trade-offs for power gating. We develop an accurate model to estimate the dynamic VVG value of a circuit block as a function of time after its ground is gated. Experimental results show that the model has less than 1% average error compared with HSPICE results. The CAD tool implemented based on the model has a 100 times speedup over HSPICE.
- Roy, K.; Mukhopadhyay, S.; Mahmoodi-Meimand, H., "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," In Proc. of the IEEE, Volume 91, pp. 305--327, Feb. 2003.Google Scholar
Cross Ref
- Kaijian Shi; Howard, D., "Challenges in sleep transistor design and implementation in low-power designs," In Proc. of Design Automation Conference, pp. 113--116, Jul. 2006. Google ScholarDigital Library
- Singh, H.; Agarwal, K.; Sylvester, D.; Nowka, K.J., "Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating," IEEE Trans. Very Large Scale Integration (VLSI) Systems, Volume 15, pp. 1215--1224, Nov. 2007. Google ScholarDigital Library
- Suhwan Kim; Kosonocky, S.V.; Knebel, D.R.; Stawiasz, K.; Papaefthymiou, M.C., "A Multi-Mode Power Gating Structure for Low-Voltage Deep-Submicron CMOS ICs," IEEE Trans. Circuits and Systems II: Express Briefs, Volume 54, pp. 586--590, Jul. 2007.Google ScholarCross Ref
- Kim, S.; Choi, C. J.; Jeong, D.-K.; Kosonocky, S. V.; Park, S. B., "Reducing Ground-Bounce Noise and Stabilizing the Data-Retention Voltage of Power-Gating Structures," IEEE Trans. on Electron Devices, Volume 55, pp. 197-205, Jan. 2008.Google ScholarCross Ref
- R. S. Chau, "Intel's breakthrough in high-K gate dielectric drives Moore's law well into the future," Technology@Intel Magazine, 2004.Google Scholar
- Nose, K.; Soo-Ik Chae; Sakurai, T., "Voltage dependent gate capacitance and its impact in estimating power and delay of CMOS digital circuits with low supply voltage," In Proc. of Low Power Electronics and Design, pp. 228--230, 2000. Google ScholarDigital Library
- Kahng, A. B.; Muddu, S.; Sharma, P.;, "Defocus-Aware Leakage Estimation and Control," In IEEE Transactions on CAD, Volume 27, pp. 230--240, Feb. 2008. Google ScholarDigital Library
- Arizona State University, "Predictive Technology Model," Available: http://www.eas.asu.edu/~ptm/Google Scholar
- TAMU, "Layout and Parasitic Information for ISCAS Circuits," Available: http://dropzone.tamu.edu/~xiang/iscas.htmlGoogle Scholar
Index Terms
- Dynamic virtual ground voltage estimation for power gating
Recommendations
Dynamic characteristics of power gating during mode transition
With the technology moving into the deep sub-100-nm region, the increase of leakage power consumption necessitates more aggressive power reduction techniques. Power gating is a promising technique. Our research emphasizes that with the latest and future ...
Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI
Scaling down of CMOS Technology reduces supply voltage which helps evade device botch caused by high electric fields in the conducting channel under the gate and gate oxide. Voltage scaling lessens circuit power consumption but increases delay of logic ...
Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating
Power gating is a widely used leakage power saving strategy in modern chip designs. However, power gating introduces unique power integrity issues and trade-offs between switching and rush current (wake-up) supply noises. At the same time, the amount of ...
Comments