Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
10.1145/1057661.1057777acmconferencesArticle/Chapter ViewAbstractPublication PagesglsvlsiConference Proceedingsconference-collections
Article

Accuracy driven performance macromodeling of feasible regions during synthesis of analog circuits

Published:17 April 2005Publication History

ABSTRACT

We propose an accuracy driven synthesis methodology for analog circuits. The proposed approach relies on macro-models for performance estimation and is thus orders of magnitude faster than simulation based synthesis techniques. Unlike existing macro-model based approaches, which use static models, our approach dynamically improves the accuracy of the model during synthesis to ensure true convergence. Our method is based on identifying and accurately modeling those regions in the design space where feasible designs lie. The identified feasible regions and their corresponding models are used in conjunction with an initially generated global model for performance estimation. Experimental results demonstrate that the proposed approach is able to synthesize designs using the enhanced performance models quickly, yet accurately.

References

  1. G. G. E. Gielen, H.C. C. Walscharts, and W. M. C. Sansen. Analog circuit design optimization based on symbolic simulation and simulated annealing. In IEEE Journal of Solid-State Circuits, volume 25, pages 707--713, June 1990.Google ScholarGoogle ScholarCross RefCross Ref
  2. M. Hershenson, S. P. Boyd, and T. H. Lee. GPCAD: A tool for CMOS op-amp synthesis. In Proc. of the International conference on Computer-aided design, pages 296--303, 1998. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. R. Harjani and J. Shao. Feasibility and Performance Region Modeling of Analog and Digital Circuits. Analog Integrated Circuits and Signal Processing- special issue on Macromodeling, 10(1-2):23--43, 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Glenn Wolfe, Mengmeng Ding, and Ranga Vemuri. Adaptive Sampling and Modeling of Analog Circuit Performance Parameters. In Proc. of IFIP 12th International Conf. on VLSI, 2003.Google ScholarGoogle Scholar
  5. H. Liu, A. Singhee, R. A. Rutenbar, and L. R. Carley. Remembrance of circuits past: macromodeling by data mining in large analog design spaces. In Proc. of the 39th conference on Design automation, pages 437--442. ACM Press, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. F. De Bernardinis, M. I. Jordan, and A. S. Vincentelli. Support vector machines for analog circuit performance representation. In Proc. of the 40th conference on Design automation, pages 964--969, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. T. Kiely and G. Gielen. Performance modeling of analog integrated circuits using least-squares support vector machines. In Proc. of Design, Automation and Test in Europe Conference and Exhibition, pages 448--453, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. S. Zizala, J. Eckmuller, and H. Graeb. Fast calculation of analog circuits' feasibility regions by low level functional measures. In Proc. of the International Conference on Electronics, Circuits and Systems, pages 85--88, 1998.Google ScholarGoogle ScholarCross RefCross Ref
  9. J. Duchon. Splines minimizing rotation-invariant seminorms in sobolev spaces. In Constructive Theory of Functions of Several Variables, No. 571 in Lecture Notes in Mathematics, pages 85--100, 1977.Google ScholarGoogle Scholar
  10. Greg Turk and James F. O'Brien. Shape transformation using variational implicit functions. In Proceedings of the 26th annual conference on Computer graphics and interactive techniques, pages 335--342, 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Accuracy driven performance macromodeling of feasible regions during synthesis of analog circuits

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in
    • Published in

      cover image ACM Conferences
      GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSI
      April 2005
      518 pages
      ISBN:1595930574
      DOI:10.1145/1057661
      • General Chair:
      • John Lach,
      • Program Chairs:
      • Gang Qu,
      • Yehea Ismail

      Copyright © 2005 ACM

      Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 17 April 2005

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • Article

      Acceptance Rates

      Overall Acceptance Rate312of1,156submissions,27%

      Upcoming Conference

      GLSVLSI '24
      Great Lakes Symposium on VLSI 2024
      June 12 - 14, 2024
      Clearwater , FL , USA

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader