Balasubramanian Sethuraman
ABSTRACT
Present day technology for ASICs supports Networks-on-Chip designs which can have 100 million gates on a single chip. The latest FPGAs can support only about 10 million gates to accomodate all logic and the associated routing. In order to implement a competitive NoC architecture in FP-GAs, the area occupied by the network should be kept to a minimum. This ensures that the maximum area can be utilized by the logic while maintaining the performance of the router network. Reducing area also reduces the power consumption. In this paper, we implement a parallel router which can support five simultaneous routing requests at the same time with an area overhead of only 352 Xilinx Virtex-II Pro FPGA slices (2. 57% of XC2VP30). We introduce optimizations in XY routing and decoding logic thereby gaining in area and performance. The header overhead is 8 bits per packet and the packet size can vary between 16 and 128 bits. We also implement a 3 x 3 mesh network with a total area overhead of 28% leaving 72% of the area available for the logic in a Virtex-II Pro XC2VP30 device. We characterize the router and several mesh networks for power and performance parameters.
- Altera Inc. http://www.altera.com.Google Scholar
- L. Benini and G. De Micheli. Networks on Chips: A New SOC Paradigm. In IEEE Computer, pages 70--78, Jan. 2002. Google ScholarDigital Library
- D.M. Chapiro. Globally Asynchronous Locally Synchronous Systems. PhD thesis, 1984. Google ScholarDigital Library
- W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Design Automation Conference, pages 684--689, 2001. Google ScholarDigital Library
- J. Duato and L. Ni S. Yalamanchili. Interconnect Networks: An Engineering Approach. In IEEE CS Press, 1998. Google ScholarDigital Library
- A. Hemani et. al. Network on Chip: An architecture for billion transistor era. In IEEE NorChip Conference, November 2000.Google Scholar
- Fernando Moraes et. al. A Low Area Overhead Packet-switched Network On Chip: Architecture and Prototyping. In IFIP VLSI-SOC 2003, pages 318--323, 2003.Google Scholar
- S. Kumar et al. A Network on Chip Architecture and Design Methodology. In Annual Symposium on VLSI'2002, IEEE CS Press, pages 105--112, 2002. Google ScholarDigital Library
- T.A. Bartic et al. Highly Scalable Network on Chip for Reconfigurable Systems. In Proceedings of the International Conference on System-On-Chip 2003, pages 79--82, Nov. 2003.Google ScholarCross Ref
- Theodore Marescaux et. al. Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In FPL'2002, pages 795--805, September 2002. Google ScholarDigital Library
- Nikolay Kavaldjiev and Gerard J.M. Smit. A survey of efficient on-chip communications for SoC. In PROGRESS 2003 Embedded Systems Symposium, October 2003.Google Scholar
- Nikolay Kavaldjiev and Gerard J.M. Smit. An energy-efficient Network-on-chip for a heterogeneous tiled reconfigurable Systems-on-Chip. In EUROMICRO Symposium on Digital System Design, pages 492--498, September 2004. Google ScholarDigital Library
- MentorGraphics Inc. http://www.mentorgraphics.com.Google Scholar
- International Sematech. International Technology Roadmap for Semiconductors - 2002 Update. In http://public.itrs.net, 2002.Google Scholar
- Xilinx Inc. http://www.xilinx.com, 2004.Google Scholar
- C.A. Zerferino, M.E. Kreutz, and A.A. Susin. RASoC: A Router Soft-Core for Networks-on-Chip. In DATE'2004-Designer's Forum. IEEE CS Press, 2004. Google ScholarDigital Library
- C.A. Zerferino and A.A. Susin. SoCIN: A Parametric and Scalable Network on Chip. In SBCCI'2003, pages 169--174. IEEE CS Press, 2003. Google ScholarDigital Library
Index Terms
- LiPaR: A light-weight parallel router for FPGA-based networks-on-chip
Recommendations
ParIS: a parameterizable interconnect switch for networks-on-chip
SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system designNetworks-on-Chip (NoCs) emerge as the solution for the problem of interconnecting cores (or IPs) in Systems-on-Chip (SoCs) which require reusable and scalable communication architectures. The building block of a NoC is its router (or switch), whose ...
Generic Low-Latency NoC Router Architecture for FPGA Computing Systems
FPL '11: Proceedings of the 2011 21st International Conference on Field Programmable Logic and ApplicationsA novel cost-effective and low-latency wormhole router for packet-switched NoC designs, tailored for FPGA, is presented. This has been designed to be scalable at system level to fully exploit the characteristics and constraints of FPGA based systems, ...
On the design of reconfigurable crossbar switch for adaptable on-chip topologies in programmable NoC routers
GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSIResearch works have focused on high-performance on-chip interconnections with low cost and energy consumption for the next generation of many-core processors. In the same way, parallel applications will explore thread level parallelism and message-...
Comments