2020 Index
IEEE Journal of the Electron Devices Society
Vol. 8

This index covers all technical items—papers, correspondence, reviews, etc.—that appeared in this periodical during 2020, and items from previous years that were commented upon or corrected in 2020. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

Author Index

A

Agarwal, A., Han, K., and Baliga, B.J., 2.3 kV 4H-SiC Accumulation-Channel Split-Gate Planar Power MOSFETs With Reduced Gate Charge; *JEDS 2020 499-504*

Ahn, M., *see* Mo, F., *JEDS 2020 717-723*

Akshay, K., and Karmalkar, S., Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design" *JEDS 2020 1315-1316*

Akshay, K., and Karmalkar, S., Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design; *JEDS 2020 1129-1137*

Amrani, O., *see* Peled, A., *JEDS 2020 1328-1334*

Amrouch, H., *see* Prakash, O., *JEDS 2020 1193-1201*

Ao, J., *see* Wang, Y., *JEDS 2020 134-139*

Asad, M., Bonmann, M., Yang, X., Vorobiev, A., Jeppson, K., Banszerus, L., Otto, M., Stampfer, C., Neumaier, D., and Stake, J., The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties; *JEDS 2020 457-464*

Avci, U.E., *see* Kim, R., *JEDS 2020 505-523*

Avramovic, V., *see* Bhaskar, A., *JEDS 2020 959-969*

B

Babaie, M., *see* T Hart, P.A., *JEDS 2020 797-806*

Babaie, M., *see* T Hart, P.A., *JEDS 2020 263-273*

Babaie, M., *see* Patra, B., *JEDS 2020 448-456*

Baek, R., *see* Yun, H., *JEDS 2020 1272-1280*

Bahubalindruni, P.G., *see* Tiwari, B., *JEDS 2020 584-588*

Bahubalindruni, P.G., Tiwari, B., Pereira, M., Santa, A., Martins, J., Rovisco, A., Tavares, V., Martins, R., Fortunato, E., and Barquinha, P., Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector; *JEDS 2020 157-162*

Balderrama, V.S., *see* Sacramento, A., *JEDS 2020 413-420*

Balderrama, V.S., *see* Sanchez, J.G., *JEDS 2020 421-428*

Baliga, B.J., *see* Agarwal, A., *JEDS 2020 499-504*

Baliga, B.J., Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry; *JEDS 2020 1111-1117*

Banszerus, L., *see* Asad, M., *JEDS 2020 457-464*

Barquinha, P., *see* Tiwari, B., *JEDS 2020 584-588*

Barquinha, P., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*

Beck, R.B., *see* Knoch, J., *JEDS 2020 738-739*

Beckers, A., Jazaeri, F., Grill, A., Narasimhamoorthy, S., Parvais, B., and Enz, C., Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs; *JEDS 2020 780-788*

Bellando, F., *see* Rupakula, M., *JEDS 2020 773-779*

Ben, J., *see* Liu, X., *JEDS 2020 229-234*

Benipal, M., *see* Malakoutian, M., *JEDS 2020 614-618*

Besleaga, C., *see* Dumitru, V., *JEDS 2020 695-700*

Beyer, S., *see* Breyer, E.T., *JEDS 2020 748-756*

Bhaskar, A., Philippe, J., Avramovic, V., Braud, F., Robillard, J., Durand, C., Gloria, D., Gaquiere, C., and Dubois, E., Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA; *JEDS 2020 959-969*

Bhat, N., *see* Menon, P.S., *JEDS 2020 1227-1235*

Bhattacharyya, A., Ranga, P., Saleh, M., Roy, S., Scarpulla, M.A., Lynn, K.G., and Krishnamoorthy, S., Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric; *JEDS 2020 286-294*

Bhowmick, S., *see* Nandan, K., *JEDS 2020 1177-1183*

Blankenberg, S.W., *see* Kargarrazi, S., *JEDS 2020 716*

Boemmels, J., *see* Vincent, B., *JEDS 2020 668-673*

Bonmann, M., *see* Asad, M., *JEDS 2020 457-464*

Bonnassieux, Y., *see* Jung, S., *JEDS 2020 1404-1415*

Braud, F., *see* Bhaskar, A., *JEDS 2020 959-969*

Breyer, E.T., Mulaosmanovic, H., Trommer, J., Melde, T., Dunkel, S., Trentzsch, M., Beyer, S., Slesazeck, S., and Mikolajick, T., Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory; *JEDS 2020 748-756*

Brezeanu, G., Pristavu, G., Draghici, F., Pascu, R., Della Corte, F., and Rascuna, S., Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges; *JEDS 2020 1339-1344*

C

Cabbia, M., *see* Fregonese, S., *JEDS 2020 1363-1372*

Cahoon, N., *see* Zhang, F., *JEDS 2020 655-661*

Cao, Z., and Jiao, L., Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance; *JEDS 2020 890-896*

Casella, A., *see* Vici, A., *JEDS 2020 765-772*

Castan, H., *see* Garcia, H., *JEDS 2020 291-296*

Castillo, G.U., *see* Muhea, W.E., *JEDS 2020 407-412*

Chai, C., *see* Liu, Y., *JEDS 2020 731-737*

Chan, M., *see* Cheng, W., *JEDS 2020 1138-1144*

Chandrasekaran, S., *see* Jung, P., *JEDS 2020 110-115*

Chang, C., Li, Y., Ren, K., Liang, Y.C., and Huang, C., An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes; *JEDS 2020 346-349*

Chang, J., *see* Lin, C., *JEDS 2020 235-240*

Chang, J., *see* Deng, M., *JEDS 2020 302-307*

Chang, L., Hsu, K., Ho, Y., Tzeng, W., Ho, Y., and Wu, C., High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate; *JEDS 2020 481-484*

Chang, T., *see* Ma, W.C., *JEDS 2020 724-730*

Chang, T., *see* Liu, N., *JEDS 2020 981-985*

Chang, Y., *see* Rahaman, S.Z., *JEDS 2020 163-169*

Chang, Y., *see* Ma, W.C., *JEDS 2020 724-730*

Chao, T., *see* Sung, P., *JEDS 2020 474-480*

Chapin, C., *see* Kargarrazi, S., *JEDS 2020 716*

Charbon, E., *see* T Hart, P.A., *JEDS 2020 797-806*

Charbon, E., *see* T Hart, P.A., *JEDS 2020 263-273*

Charbon, E., *see* Patra, B., *JEDS 2020 448-456*

Chauhan, Y.S., *see* Gaidhane, A.D., *JEDS 2020 1168-1176*

Chauhan, Y.S., *see* Nandan, K., *JEDS 2020 1177-1183*

Chauhan, Y.S., *see* Prakash, O., *JEDS 2020 1193-1201*

Chauhan, Y.S., *see* Iniguez, B., *JEDS 2020 1350-1353*

Che, B., Zhang, H., Yang, J., Qi, J., Ding, X., and Zhang, J., Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications; *JEDS 2020 885-889*
Chen, A., *see* Liu, N., *JEDS 2020 981-985*
Chen, B., *see* Wang, Y., *JEDS 2020 850-856*
Chen, B., and Hwu, J., Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor; *JEDS 2020 825-833*
Chen, C., *see* Liao, J., *JEDS 2020 640-643*
Chen, C., *see* Shrestha, N.M., *JEDS 2020 873-878*
Chen, D., *see* Shi, Y., *JEDS 2020 15-19*
Chen, D., *see* Xu, R., *JEDS 2020 316-320*
Chen, F., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Chen, G., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Chen, H., *see* Yang, T., *JEDS 2020 857-863*
Chen, H., *see* Li, J., *JEDS 2020 490-498*
Chen, H., *see* Chen, X., *JEDS 2020 841-845*
Chen, H., Chen, S., and Huang, Y., ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side; *JEDS 2020 864-872*
Chen, H., *see* Chen, H., *JEDS 2020 864-872*
Chen, H., *see* Fu, K., *JEDS 2020 74-83*
Chen, J., and Yang, S., Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays; *JEDS 2020 917-924*
Chen, K.J., *see* Yang, S., *JEDS 2020 358-364*
Chen, L., *see* Yan, S., *JEDS 2020 589-593*
Chen, L., *see* Gan, L., *JEDS 2020 84-91*
Chen, L., *see* Pan, C., *JEDS 2020 524-529*
Chen, P., *see* Ma, W.C., *JEDS 2020 724-730*
Chen, P., *see* Xu, R., *JEDS 2020 316-320*
Chen, Q., *see* Li, C., *JEDS 2020 1242-1248*
Chen, Q., *see* Liu, N., *JEDS 2020 981-985*
Chen, R., *see* Liu, Y., *JEDS 2020 435-441*
Chen, R., Hu, H., Lin, Y., and Chen, X.B., A Novel Shielded IGBT (SIGBT) With Integrated Diodes; *JEDS 2020 594-599*
Chen, R., Yi, B., and Chen, X.B., Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current; *JEDS 2020 195-199*
Chen, S., *see* Lin, C., *JEDS 2020 235-240*
Chen, S., *see* Deng, M., *JEDS 2020 302-307*
Chen, S., *see* Chen, H., *JEDS 2020 864-872*
Chen, S., *see* Huang, Y., *JEDS 2020 1219-1226*
Chen, T., *see* Yen, C., *JEDS 2020 540-544*
Chen, W., *see* Jiang, H., *JEDS 2020 935-938*
Chen, W., and Cheng, J., Study on the IGBT Using a Deep Trench Filled With SiO_2 and High-k Dielectric Film; *JEDS 2020 1025-1030*
Chen, X., *see* Li, L., *JEDS 2020 1096-1104*
Chen, X., Li, X., Wang, Y., Chen, H., Zhou, C., Zhang, C., Li, C., Deng, X., Wu, Y., and Zang, B., Different JFET Designs on Conduction and Short-Circuit Capability for 3.3 kV Planar-Gate Silicon Carbide MOSFETs; *JEDS 2020 841-845*
Chen, X.B., *see* Chen, R., *JEDS 2020 594-599*
Chen, X.B., *see* Chen, R., *JEDS 2020 195-199*
Chen, X.C., *see* Li, L., *JEDS 2020 1043-1049*
Chen, Y., *see* Wang, J.L., *JEDS 2020 145-151*
Chen, Y., *see* Gao, R., *JEDS 2020 905-910*
Chen, Y., and Chin, A., Realization of an IGBT Gate Driver With Dualphase Turn-On/Off Gate Control; *JEDS 2020 1089-1095*
Chen, Y.Q., *see* Wang, J.L., *JEDS 2020 145-151*
Chen, Z., *see* Lu, H., *JEDS 2020 554-558*
Chen, Z., *see* Li, J., *JEDS 2020 350-357*
Cheng, C., *see* Rajshekar, K., *JEDS 2020 948-958*
Cheng, C., Lai, J., Hu, K., Huang, C., and Zhao, F., On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs; *JEDS 2020 565-571*
Cheng, C., *see* Liu, W., *JEDS 2020 1076-1081*
Cheng, C., *see* Fu, K., *JEDS 2020 74-83*
Cheng, C.H., *see* Shang, Z.W., *JEDS 2020 485-489*
Cheng, J., *see* Chen, W., *JEDS 2020 1025-1030*
Cheng, M., *see* Lin, C., *JEDS 2020 235-240*
Cheng, W., Zeng, F., He, M., Wang, Q., Chan, M., and Yu, H., Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications; *JEDS 2020 1138-1144*
Cheng, W., Liang, R., Xu, G., Yu, G., Zhang, S., Yin, H., Zhao, C., Ren, T., and Xu, J., Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current; *JEDS 2020 336-340*
Chew, S.A., *see* Tabata, T., *JEDS 2020 1323-1327*
Chiang, M., *see* Lee, J., *JEDS 2020 1390-1396*
Chien, C., *see* Chou, Y., *JEDS 2020 572-576*
Chien, C., *see* Zhuang, W., *JEDS 2020 681-685*
Chin, A., *see* Chen, Y., *JEDS 2020 1089-1095*
Chiu, C., *see* Liu, X., *JEDS 2020 229-234*
Chiu, H., *see* Liu, X., *JEDS 2020 229-234*
Chiu, Y.K., *see* Wong, H.Y., *JEDS 2020 992-1000*
Cho, S., *see* Yu, E., *JEDS 2020 834-840*
Choe, G., *see* Yoon, C., *JEDS 2020 365-372*
Choi, H., *see* Yun, H., *JEDS 2020 1272-1280*
Choi, S., *see* Rhee, S., *JEDS 2020 213-222*
Choi, Y., *see* Hong, Y., *JEDS 2020 182-188*
Chou, C., *see* Yen, C., *JEDS 2020 540-544*
Chou, Y., Tsai, C., Yi, C., Chung, W., and Chien, C., Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application; *JEDS 2020 572-576*
Choudhury, N., Parihar, N., Goel, N., Thirunavukkarasu, A., and Mahapatra, S., Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs; *JEDS 2020 1281-1288*
Chowdhury, S., *see* Malakoutian, M., *JEDS 2020 614-618*
Chu, C., *see* Sun, C., *JEDS 2020 1016-1020*
Chu, R., *see* Hontz, M.R., *JEDS 2020 331-335*
Chu, T., *see* Sun, C., *JEDS 2020 1016-1020*
Chung, W., *see* Si, M., *JEDS 2020 846-849*
Chung, W., *see* Chou, Y., *JEDS 2020 572-576*
Chyi, J., *see* Shrestha, N.M., *JEDS 2020 873-878*
Convertino, C., *see* Rupakula, M., *JEDS 2020 773-779*
Conway, A.M., *see* Rakheja, S., *JEDS 2020 1118-1128*
Cui, X., *see* Wei, F., *JEDS 2020 57-61*
Cui, X., *see* Wei, F., *JEDS 2020 57-61*
Curvers, B., *see* Tabata, T., *JEDS 2020 1323-1327*

D

Dao, N.C., *see* Saltin, J., *JEDS 2020 662-667*
Darbandy, G., *see* Leise, J., *JEDS 2020 396-406*
Dasgupta, A., *see* Gaidhane, A.D., *JEDS 2020 1168-1176*
David, L., *see* Peled, A., *JEDS 2020 1328-1334*
Dc, M., *see* Li, X., *JEDS 2020 674-680*
De Matos, M., *see* Fregonese, S., *JEDS 2020 1363-1372*
de Orio, R.L., *see* Fiorentini, S., *JEDS 2020 1249-1256*
Deguchi, M., *see* Edla, M., *JEDS 2020 1050-1062*
Della Corte, F., *see* Brezeanu, G., *JEDS 2020 1339-1344*
Deng, D., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Deng, M., *see* Fregonese, S., *JEDS 2020 1363-1372*
Deng, M., Liao, W., Chen, S., Chang, J., Wu, C., and Lin, C., Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs; *JEDS 2020 302-307*
Deng, S., *see* Liu, Y., *JEDS 2020 435-441*
Deng, W., *see* Zeng, J., *JEDS 2020 285-290*
Deng, W., *see* Li, N., *JEDS 2020 189-194*
Deng, X., *see* Yang, T., *JEDS 2020 857-863*
Deng, X., *see* Chen, X., *JEDS 2020 841-845*
Deng, X., *see* Fu, K., *JEDS 2020 74-83*
Deng, Z., *see* Han, K., *JEDS 2020 925-929*
Di, M., *see* Li, C., *JEDS 2020 1242-1248*
Di, M., *see* Pan, Z., *JEDS 2020 1289-1296*
Di, M., Li, C., Pan, Z., and Wang, A., Pad-Based CDM ESD Protection Methods Are Faulty; *JEDS 2020 1297-1304*

Di, M., *see* Zhang, F., *JEDS 2020 655-661*
Dimitrijev, S., *see* Nicholls, J.R., *JEDS 2020 545-553*
Ding, P., *see* Tong, Z., *JEDS 2020 600-607*
Ding, X., *see* Che, B., *JEDS 2020 885-889*
Ding, X., *see* Wu, J., *JEDS 2020 152-156*
Dixit, A., *see* Jha, C.K., *JEDS 2020 1184-1192*
Do, K., and Koo, Y., A Novel Low Dynamic Resistance Dual-Directional SCR With High Holding Voltage for 12 V Applications; *JEDS 2020 635-639*
Dong, J., *see* Shen, X., *JEDS 2020 1021-1024*
Dong, Z., *see* Duan, B., *JEDS 2020 686-694*
Draghici, F., *see* Brezeanu, G., *JEDS 2020 1339-1344*
Du, L., *see* Liu, J., *JEDS 2020 1031-1038*
Du, L., *see* Yang, K., *JEDS 2020 49-56*
Du, Y., Hassan, M.K., Zhao, R., Wan, X., and Joshi, M., Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node; *JEDS 2020 1039-1042*
Duan, B., Yang, L., Wu, H., and Yang, Y., Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer; *JEDS 2020 442-447*
Duan, B., *see* Zhang, Y., *JEDS 2020 1082-1088*
Duan, B., *see* Wang, X., *JEDS 2020 559-564*
Duan, B., Xing, J., Dong, Z., and Yang, Y., Unified Analytical Model for SOI LDMOS With Electric Field Modulation; *JEDS 2020 686-694*
Dubois, E., *see* Bhaskar, A., *JEDS 2020 959-969*
Duenas, S., *see* Garcia, H., *JEDS 2020 291-296*
Dumitru, V., Besleaga, C., and Ionescu, O.N., Analog IGZO Memristor With Extended Capabilities; *JEDS 2020 695-700*
Dunkel, S., *see* Breyer, E.T., *JEDS 2020 748-756*
Dunn, G., *see* Mindil, A., *JEDS 2020 1072-1075*
Durand, C., *see* Bhaskar, A., *JEDS 2020 959-969*

E

Edla, M., Lim, Y.Y., Deguchi, M., Padilla, R.V., and Izadgoshasb, I., An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System; *JEDS 2020 1050-1062*
Edwards, H., *see* Saadat, A., *JEDS 2020 711-715*
Emilie Moselund, K., *see* Rupakula, M., *JEDS 2020 773-779*
En, Y., *see* Gao, R., *JEDS 2020 905-910*
En, Y.F., *see* Wang, J.L., *JEDS 2020 145-151*
Ender, J., *see* Fiorentini, S., *JEDS 2020 1249-1256*
Eng Kian, K.L., *see* Khai, L.W., *JEDS 2020 122-125*
Enz, C., *see* Beckers, A., *JEDS 2020 780-788*
Ervin, J., *see* Vincent, B., *JEDS 2020 668-673*
Escobosa, A., *see* Iniguez, B., *JEDS 2020 373-375*
Esfeh, B.K., *see* Nyssens, L., *JEDS 2020 789-796*
Esfeh, B.K., *see* Nyssens, L., *JEDS 2020 646-654*
Estrada, M., *see* Sacramento, A., *JEDS 2020 413-420*
Estrada, M., *see* Sanchez, J.G., *JEDS 2020 421-428*
Everaert, J., *see* Tabata, T., *JEDS 2020 1323-1327*

F

Fan, R., Zhang, X., and Tu, Z., Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection; *JEDS 2020 626-634*
Fan, Y.C., *see* Shang, Z.W., *JEDS 2020 485-489*
Fathipour, M., *see* Rassekh, A., *JEDS 2020 939-947*
Feng, J.T., *see* Wang, J.L., *JEDS 2020 145-151*
Feng, L., *see* Huang, Y., *JEDS 2020 1219-1226*
Feng, Z., *see* Zhang, Y., *JEDS 2020 970-975*
Figueiredo, C., *see* Tiwari, B., *JEDS 2020 584-588*
Fiorentini, S., de Orio, R.L., Selberherr, S., Ender, J., Goes, W., and Sverdlov, V., Analysis of Switching Under Fixed Voltage and Fixed Current in Perpendicular STT-MRAM; *JEDS 2020 1249-1256*
Fitzgerald, E.A., *see* Khai, L.W., *JEDS 2020 122-125*
Flandre, D., *see* Nyssens, L., *JEDS 2020 789-796*
Flandre, D., *see* Nyssens, L., *JEDS 2020 646-654*
Fortunato, E., *see* Tiwari, B., *JEDS 2020 584-588*
Fortunato, E., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Fregonese, S., Deng, M., Cabbia, M., Yadav, C., De Matos, M., and Zimmer, T., THz Characterization and Modeling of SiGe HBTs: Review (Invited); *JEDS 2020 1363-1372*
Fu, H., *see* Yang, T., *JEDS 2020 857-863*
Fu, H., *see* Fu, K., *JEDS 2020 74-83*
Fu, K., *see* Yang, T., *JEDS 2020 857-863*
Fu, K., Fu, H., Huang, X., Yang, T., Cheng, C., Peri, P.R., Chen, H., Montes, J., Yang, C., Zhou, J., Deng, X., Qi, X., Smith, D.J., Goodnick, S.M., and Zhao, Y., Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes; *JEDS 2020 74-83*
Fukushima, T., *see* Kino, H., *JEDS 2020 1266-1271*

G

Gaidhane, A.D., Pahwa, G., Dasgupta, A., Verma, A., and Chauhan, Y.S., Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport; *JEDS 2020 1168-1176*
Gan, L., Wang, C., Chen, L., Zhu, H., Sun, Q., and Zhang, D.W., An Enhanced Floating Gate Memory for the Online Training of Analog Neural Networks; *JEDS 2020 84-91*
Ganguly, S., *see* Rai, N., *JEDS 2020 1145-1153*
Gao, B., *see* Lin, B., *JEDS 2020 1257-1265*
Gao, J., Gong, Y., Gao, Z., Nie, K., and Xu, J., Analytical Modeling of Exposure Process in Pinned Photodiode CMOS Image Sensors; *JEDS 2020 1063-1071*
Gao, R., *see* Wang, J.L., *JEDS 2020 145-151*
Gao, R., Shi, Y., He, Z., Chen, Y., En, Y., Huang, Y., Ji, Z., Zhang, J., Zhang, W., Zheng, X., Zhang, J., and Liu, Y., A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT; *JEDS 2020 905-910*
Gao, Z., *see* Gao, J., *JEDS 2020 1063-1071*
Gaquiere, C., *see* Bhaskar, A., *JEDS 2020 959-969*
Garcia, H., Duenas, S., Ossorio, O.G., and Castan, H., Current Pulses to Control the Conductance in RRAM Devices; *JEDS 2020 291-296*
Garduno, S.I., *see* Sacramento, A., *JEDS 2020 413-420*
Garg, S., and Saurabh, S., Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors; *JEDS 2020 1001-1009*
Ge, C., *see* Xu, R., *JEDS 2020 316-320*
Geng, K.W., *see* Wang, J.L., *JEDS 2020 145-151*
Geng, Z., *see* Li, J., *JEDS 2020 490-498*
Geok Ing, N., *see* Khai, L.W., *JEDS 2020 122-125*
Ghibaudo, G., *see* Muhea, W.E., *JEDS 2020 407-412*
Ghosh, S., Koley, K., Saha, S.K., and Sarkar, C.K., Heterostructure Ge-Body pTFETs for Analog/RF Applications; *JEDS 2020 1202-1209*
Gloria, D., *see* Bhaskar, A., *JEDS 2020 959-969*
Gneiting, T., *see* Muhea, W.E., *JEDS 2020 407-412*
Goel, N., *see* Choudhury, N., *JEDS 2020 1281-1288*
Goes, W., *see* Fiorentini, S., *JEDS 2020 1249-1256*
Gong, H., *see* Zhou, X., *JEDS 2020 619-625*
Gong, Y., *see* Gao, J., *JEDS 2020 1063-1071*
Goo, J., *see* Iniguez, B., *JEDS 2020 1350-1353*
Goodnick, S.M., *see* Fu, K., *JEDS 2020 74-83*
Goswami, A., *see* Markman, B., *JEDS 2020 930-934*
Goto, T., *see* Imokawa, K., *JEDS 2020 27-32*
Grabinski, W., *see* Iniguez, B., *JEDS 2020 1350-1353*
Grill, A., *see* Beckers, A., *JEDS 2020 780-788*
Gu, X., *see* Li, J., *JEDS 2020 490-498*
Gu, Y., *see* Wang, Y., *JEDS 2020 850-856*
Guarin, F., *see* Iniguez, B., *JEDS 2020 373-375*
Guidry, M., *see* Markman, B., *JEDS 2020 930-934*
Guo, G., *see* Lu, T., *JEDS 2020 897-904*
Guo, H., *see* Wang, Y., *JEDS 2020 850-856*
Guo, W., *see* Lu, H., *JEDS 2020 554-558*
Guo, X., *see* Huang, Y., *JEDS 2020 1219-1226*
Guo, Y., *see* Mahrokh, M., *JEDS 2020 986-991*
Guo, Y., *see* Zhang, J., *JEDS 2020 530-539*

Guo, Y., *see* Zhang, J., *JEDS 2020 256-262*
Guo, Y., *see* Zhang, J., *JEDS 2020 20-26*
Guo, Y., *see* Liu, J., *JEDS 2020 1031-1038*
Guo, Y., *see* Yang, K., *JEDS 2020 49-56*
Gupta, A., *see* Prakash, O., *JEDS 2020 1193-1201*
Gupta, A., *see* Jha, C.K., *JEDS 2020 1184-1192*
Gupta, C., *see* Jha, C.K., *JEDS 2020 1184-1192*
Gutierrez-D., E.A., Mendez-V., J., Tinoco, J.C., Rios, E.T., Huerta-G., O.V., DC and 28 GHz Reliability of a SOI FET Technology; *JEDS 2020 385-390*

H

Halder, A., *see* Nyssens, L., *JEDS 2020 789-796*
Halder, A., *see* Nyssens, L., *JEDS 2020 646-654*
Hamid, S.S., *see* Mariappan, S., *JEDS 2020 1210-1218*
Han, K., *see* Agarwal, A., *JEDS 2020 499-504*
Han, K., Li, J., Deng, Z., Zhang, Y., and Long, S., GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications; *JEDS 2020 925-929*
Han, L., *see* Huang, Y., *JEDS 2020 1219-1226*
Hanlin, X., *see* Khai, L.W., *JEDS 2020 122-125*
Hao, Y., *see* Wang, Y., *JEDS 2020 134-139*
Hao, Y., *see* Zhang, Y., *JEDS 2020 970-975*
Haond, M., *see* Nyssens, L., *JEDS 2020 789-796*
Harrison, S.E., *see* Rakheja, S., *JEDS 2020 1118-1128*
Hassan, M.K., *see* Du, Y., *JEDS 2020 1039-1042*
Hau-Riege, S., *see* Rakheja, S., *JEDS 2020 1118-1128*
He, M., *see* Cheng, W., *JEDS 2020 1138-1144*
He, W., *see* Liu, X., *JEDS 2020 229-234*
He, Y., *see* Liu, N., *JEDS 2020 981-985*
He, Z., *see* Gao, R., *JEDS 2020 905-910*
Hellstrom, P., *see* Hou, S., *JEDS 2020 116-121*
Henkel, J., *see* Prakash, O., *JEDS 2020 1193-1201*
Herrera, F.A., Hirano, Y., Miura-Mattausch, M., Iizuka, T., Kikuchihara, H., Mattausch, H.J., and Ito, A., Compact Modeling of Multi-Gate MOSFETs for High-Power Applications; *JEDS 2020 1381-1389*
Hewak, D.W., *see* Menon, P.S., *JEDS 2020 1227-1235*
Hiramoto, T., *see* Mo, F., *JEDS 2020 717-723*
Hiramoto, T., *see* Jin, C., *JEDS 2020 429-434*
Hirano, Y., *see* Herrera, F.A., *JEDS 2020 1381-1389*
Ho, Y., *see* Chang, L., *JEDS 2020 481-484*
Ho, Y., *see* Chang, L., *JEDS 2020 481-484*
Hong, K., *see* Kim, J., *JEDS 2020 321-325*
Hong, S., *see* Na, J., *JEDS 2020 1-8*
Hong, Y., Choi, Y., and Shin, C., NCFET-Based 6-T SRAM: Yield Estimation Based on Variation-Aware Sensitivity; *JEDS 2020 182-188*
Hontz, M.R., Chu, R., and Khanna, R., Effect of Substrate Choice on Transient Performance of Lateral GaN FETs; *JEDS 2020 331-335*
Horiguchi, N., *see* Tabata, T., *JEDS 2020 1323-1327*
Horng, R., *see* Yuan, S., *JEDS 2020 251-255*
Horowitz, G., *see* Jung, S., *JEDS 2020 1404-1415*
Hou, B., *see* Wang, J.L., *JEDS 2020 145-151*
Hou, S., Shakir, M., Hellstrom, P., Malm, B.G., Zetterling, C., and Ostling, M., A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C; *JEDS 2020 116-121*
Hou, T., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Hou, W., *see* Jia, X., *JEDS 2020 62-66*
Hsin, Y., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Hsu, C., *see* Sun, C., *JEDS 2020 1016-1020*
Hsu, H., *see* Rajshekar, K., *JEDS 2020 948-958*
Hsu, H.H., *see* Shang, Z.W., *JEDS 2020 485-489*
Hsu, K., *see* Chang, L., *JEDS 2020 481-484*
Hsu, W., *see* Lee, C., *JEDS 2020 9-14*
Hsueh, F., *see* Sung, P., *JEDS 2020 474-480*
Hu, C., *see* You, W., *JEDS 2020 171-175*
Hu, D., *see* Zhou, X., *JEDS 2020 619-625*
Hu, F., *see* Zhang, J., *JEDS 2020 256-262*
Hu, F., *see* Zhang, J., *JEDS 2020 20-26*
Hu, H., *see* Chen, R., *JEDS 2020 594-599*
Hu, K., *see* Cheng, C., *JEDS 2020 565-571*
Hu, S., *see* Yang, H., *JEDS 2020 1335-1338*
Hu, Y., *see* Wang, K., *JEDS 2020 1236-1241*
Hu, Z., *see* Zhang, Y., *JEDS 2020 970-975*
Hua, M., *see* Yang, S., *JEDS 2020 358-364*
Huang, C., *see* Menon, P.S., *JEDS 2020 1227-1235*
Huang, C., *see* Chang, C., *JEDS 2020 346-349*
Huang, C., *see* Zhang, J., *JEDS 2020 256-262*
Huang, C., *see* Zhang, J., *JEDS 2020 20-26*
Huang, C., *see* Cheng, C., *JEDS 2020 565-571*
Huang, C., Lo, H., Lo, C., and Lour, W., Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents; *JEDS 2020 92-98*
Huang, C., *see* Liu, X., *JEDS 2020 229-234*
Huang, C., *see* Liu, J., *JEDS 2020 1031-1038*
Huang, C., Lo, H., Lo, C., and Lour, W., Erratum to "Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents" [Jan 20 92-98]; *JEDS 2020 170*
Huang, D., *see* Jia, X., *JEDS 2020 62-66*
Huang, J., *see* Zeng, J., *JEDS 2020 285-290*
Huang, J., *see* Li, N., *JEDS 2020 189-194*
Huang, L., *see* Rakheja, S., *JEDS 2020 1118-1128*
Huang, S., Lin, S., and Su, P., Investigation of Inversion Charge Characteristics and Inversion Charge Loss for InGaAs Negative-Capacitance Double-Gate FinFETs Considering Quantum Capacitance; *JEDS 2020 105-109*
Huang, W., Zhu, H., Wu, Z., Yin, X., Huo, Q., Jia, K., Li, Y., and Zhang, Y., Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors; *JEDS 2020 879-884*
Huang, W., *see* Huo, Q., *JEDS 2020 295-301*
Huang, X., *see* Yang, T., *JEDS 2020 857-863*
Huang, X., *see* Fu, K., *JEDS 2020 74-83*
Huang, X., *see* Yang, K., *JEDS 2020 49-56*
Huang, Y., *see* Liu, Y., *JEDS 2020 435-441*
Huang, Y., *see* Wang, J.L., *JEDS 2020 145-151*
Huang, Y., *see* Gao, R., *JEDS 2020 905-910*
Huang, Y., *see* Ma, W.C., *JEDS 2020 724-730*
Huang, Y., *see* Lee, C., *JEDS 2020 9-14*
Huang, Y., *see* Chen, H., *JEDS 2020 864-872*
Huang, Y., Tang, W., Feng, L., Chen, S., Zhao, J., Liu, Z., Han, L., Ouyang, B., and Guo, X., Printable Low Power Organic Transistor Technology for Customizable Hybrid Integration Towards Internet of Everything; *JEDS 2020 1219-1226*
Huang, Z., *see* Liu, W., *JEDS 2020 1076-1081*
Huerta-G., O.V., *see* Gutierrez-D., E.A., *JEDS 2020 385-390*
Huet, K., *see* Tabata, T., *JEDS 2020 1323-1327*
Huo, Q., *see* Huang, W., *JEDS 2020 879-884*
Huo, Q., Wu, Z., Huang, W., Wang, X., Tang, G., Yao, J., Liu, Y., Zhao, X., Zhang, F., Li, L., and Liu, M., A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond; *JEDS 2020 295-301*
Huo, Z., *see* Jia, X., *JEDS 2020 62-66*
Huo, Z., *see* Shen, X., *JEDS 2020 1021-1024*
Huo, Z., *see* Yang, T., *JEDS 2020 140-144*
Hwu, J., *see* Chen, B., *JEDS 2020 825-833*

I

Ibrahim, S.S., *see* Mariappan, S., *JEDS 2020 1210-1218*
Iizuka, T., *see* Herrera, F.A., *JEDS 2020 1381-1389*
Ikenoue, H., *see* Imokawa, K., *JEDS 2020 27-32*
Ikoma, D., *see* Miyaoku, Y., *JEDS 2020 1373-1380*
Imokawa, K., Kurashige, T., Suwa, A., Nakamura, D., Sadoh, T., Goto, T., and Ikenoue, H., Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating; *JEDS 2020 27-32*
Iniguez, B., *see* Leise, J., *JEDS 2020 396-406*

Iniguez, B., *see* Muhea, W.E., *JEDS 2020 407-412*
Iniguez, B., Chauhan, Y.S., Mijalkovic, S., Xia, K., Goo, J., Pavanello, M., Mierzwinski, M., and Grabinski, W., Foreword Special Issue on Compact Modeling of Semiconductor Devices; *JEDS 2020 1350-1353*
Iniguez, B., Marsal, L.F., Escobosa, A., and Guarin, F., Foreword; *JEDS 2020 373-375*
Iniguez, B., *see* Jung, S., *JEDS 2020 1404-1415*
Ionescu, A.M., *see* Rupakula, M., *JEDS 2020 773-779*
Ionescu, A.M., *see* Rassekh, A., *JEDS 2020 939-947*
Ionescu, O.N., *see* Dumitru, V., *JEDS 2020 695-700*
Irrera, F., *see* Vici, A., *JEDS 2020 765-772*
Isukapati, S.B., and Sung, W., An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC; *JEDS 2020 176-181*
Ito, A., *see* Herrera, F.A., *JEDS 2020 1381-1389*
Izadgoshasb, I., *see* Edla, M., *JEDS 2020 1050-1062*

J

Jamil, N.A., *see* Menon, P.S., *JEDS 2020 1227-1235*
Jazaeri, F., *see* Rassekh, A., *JEDS 2020 939-947*
Jazaeri, F., *see* Beckers, A., *JEDS 2020 780-788*
Jeon, J., *see* Oh, J., *JEDS 2020 67-73*
Jeong, J., *see* Yun, H., *JEDS 2020 1272-1280*
Jeppson, K., *see* Asad, M., *JEDS 2020 457-464*
Jha, C.K., Yogi, P., Gupta, C., Gupta, A., Vega, R.A., and Dixit, A., Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS; *JEDS 2020 1184-1192*
Jhu, J., *see* Ma, W.C., *JEDS 2020 724-730*
Ji, Z., *see* Gao, R., *JEDS 2020 905-910*
Jia, K., *see* Huang, W., *JEDS 2020 879-884*
Jia, X., Jin, L., Hou, W., Wang, Z., Jiang, S., Li, K., Huang, D., Liu, H., Wei, W., Lu, J., Zhang, A., and Huo, Z., Impact of Cycling Induced Intercell Trapped Charge on Retention Charge Loss in 3-D NAND Flash Memory; *JEDS 2020 62-66*
Jia, Y., *see* Zhou, X., *JEDS 2020 619-625*
Jian, Y., *see* Li, L., *JEDS 2020 1096-1104*
Jian, Y., *see* Li, L., *JEDS 2020 1043-1049*
Jiang, H., Li, O., Chen, W., and Ma, T.P., Dual-Storage-Port Nonvolatile SRAM Based on Back-End-of-the-Line Processed $Hf_{0.5}Zr_{0.5}O_2$ Ferroelectric Capacitors Towards 3D Selector-Free Cross-Point Memory; *JEDS 2020 935-938*
Jiang, H., *see* Wang, Y., *JEDS 2020 850-856*
Jiang, S., *see* Jia, X., *JEDS 2020 62-66*
Jiao, L., *see* Cao, Z., *JEDS 2020 890-896*
Jin, C., *see* Mo, F., *JEDS 2020 717-723*
Jin, C., Saraya, T., Hiramoto, T., and Kobayashi, M., Physical Mechanisms of Reverse DIBL and NDR in FeFETs With Steep Subthreshold Swing; *JEDS 2020 429-434*
Jin, L., *see* Jia, X., *JEDS 2020 62-66*
Jin, X., *see* Liu, X., *JEDS 2020 976-980*
Jin, Z., *see* Tong, Z., *JEDS 2020 600-607*
Joshi, M., *see* Du, Y., *JEDS 2020 1039-1042*
Jung, E.K., *see* Oh, J., *JEDS 2020 67-73*
Jung, K., *see* Oh, J., *JEDS 2020 67-73*
Jung, P., Panda, D., Chandrasekaran, S., Rajasekaran, S., and Tseng, T., Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning; *JEDS 2020 110-115*
Jung, S., Bonnassieux, Y., Horowitz, G., Iniguez, B., and Kim, C., Advances in Compact Modeling of Organic Field-Effect Transistors; *JEDS 2020 1404-1415*
Jung, S., *see* Jung, S., *JEDS 2020 1404-1415*

K

Kabalan, A., and Sohid, S.B., Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells; *JEDS 2020 701-710*
Kannadassan, D., *see* Rajshekar, K., *JEDS 2020 948-958*
Kantimahanti, A.K., *see* Mariappan, S., *JEDS 2020 1210-1218*
Kao, H., *see* Liu, X., *JEDS 2020 229-234*
Kao, Y., Lin, C.J., and King, Y., Reset Variability in Backfilled Resistive Random Access Memory and Its Correlation to Low Frequency Noise in Read; *JEDS 2020 465-473*
Kargarrazi, S., Yalamarthy, A.S., Satterthwaite, P.F., Blankenberg, S.W., Chapin, C., and Senesky, D.G., Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air" *JEDS 2020 716*
Karmalkar, S., *see* Akshay, K., *JEDS 2020 1315-1316*
Karmalkar, S., *see* Akshay, K., *JEDS 2020 1129-1137*
Kato, K., Matsui, H., Tabata, H., Mori, T., Morita, Y., Matsukawa, T., Takenaka, M., and Takagi, S., Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack; *JEDS 2020 341-345*
Khai, L.W., Yue, W., Kwang Hong, L., Zhihong, L., Hanlin, X., Siau Ben, C., Eng Kian, K.L., Xing, Z., Tan, C.S., Geok Ing, N., Fitzgerald, E.A., and Soon Fatt, Y., High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers; *JEDS 2020 122-125*
Khakifirooz, A., and Sugii, N., Introduction to the Special Section on the 2019 IEEE S3S Conference; *JEDS 2020 644-645*
Khalid, A., *see* Mindil, A., *JEDS 2020 1072-1075*
Khanna, R., *see* Hontz, M.R., *JEDS 2020 331-335*
Kikuchihara, H., *see* Herrera, F.A., *JEDS 2020 1381-1389*
Kilchytska, V., *see* Nyssens, L., *JEDS 2020 789-796*
Kilchytska, V., *see* Nyssens, L., *JEDS 2020 646-654*
Kim, C., *see* Jung, S., *JEDS 2020 1404-1415*
Kim, D., *see* Rhee, S., *JEDS 2020 213-222*
Kim, G., *see* Kim, J.H., *JEDS 2020 1345-1349*
Kim, H.W., *see* Kim, J.H., *JEDS 2020 1345-1349*
Kim, J., Hong, K., and Shin, H., Analysis on Temperature Dependence of Hot Carrier Degradation by Mechanism Separation; *JEDS 2020 321-325*
Kim, J.H., Kim, T.C., Kim, G., Kim, H.W., and Kim, S., Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors; *JEDS 2020 1345-1349*
Kim, K., *see* Rhee, S., *JEDS 2020 213-222*
Kim, R., Avci, U.E., and Young, I.A., Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects; *JEDS 2020 505-523*
Kim, S., *see* Kim, J.H., *JEDS 2020 1345-1349*
Kim, T.C., *see* Kim, J.H., *JEDS 2020 1345-1349*
Kim, T.W., *see* Shin, H.J., *JEDS 2020 326-330*
Kim, Y., *see* Oh, J., *JEDS 2020 67-73*
King, Y., *see* Kao, Y., *JEDS 2020 465-473*
King, Y., *see* Zhuang, W., *JEDS 2020 681-685*
Kino, H., Fukushima, T., and Tanaka, T., Generation of STDP With Non-Volatile Tunnel-FET Memory for Large-Scale and Low-Power Spiking Neural Networks; *JEDS 2020 1266-1271*
Klauk, H., *see* Leise, J., *JEDS 2020 396-406*
Kloes, A., *see* Leise, J., *JEDS 2020 396-406*
Knoch, J., Lemme, M.C., Beck, R.B., and Lukasiak, L., Guest Editorial; *JEDS 2020 738-739*
Kobayashi, M., *see* Mo, F., *JEDS 2020 717-723*
Kobayashi, M., *see* Jin, C., *JEDS 2020 429-434*
Koeck, F.A., *see* Malakoutian, M., *JEDS 2020 614-618*
Koley, K., *see* Ghosh, S., *JEDS 2020 1202-1209*
Kong, W., *see* Lu, T., *JEDS 2020 897-904*
Koo, Y., *see* Do, K., *JEDS 2020 635-639*
Krishnamoorthy, S., *see* Bhattacharyya, A., *JEDS 2020 286-294*
Kumar, K.U.M., *see* Rajshekar, K., *JEDS 2020 948-958*
Kuo, P., Lo, S., Wei, H., and Liu, P., Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications; *JEDS 2020 1317-1322*
Kuo, Y., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Kurashige, T., *see* Imokawa, K., *JEDS 2020 27-32*
Kuthe, P., Muller, M., and Schroter, M., VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction; *JEDS 2020 1416-1423*

Kwang Hong, L., *see* Khai, L.W., *JEDS 2020 122-125*
Kwok, H., *see* Liu, Y., *JEDS 2020 435-441*
Kwon, O., *see* Na, J., *JEDS 2020 1-8*

L

Lai, J., *see* Cheng, C., *JEDS 2020 565-571*
Lai, P., *see* Lin, C., *JEDS 2020 235-240*
Lakshmi, B., *see* Pown, M., *JEDS 2020 1397-1403*
Lau, K.M., *see* Wang, Y., *JEDS 2020 850-856*
Lee, C., Shen, Y., Hsu, W., Huang, Y., and You, C., $Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N$/AlN/SiC Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel; *JEDS 2020 9-14*
Lee, H., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Lee, J., and Chiang, M., Modeling of RRAM With Embedded Tunneling Barrier and Its Application in Logic in Memory; *JEDS 2020 1390-1396*
Lee, J., *see* Oh, J., *JEDS 2020 67-73*
Lee, J., *see* Liu, X., *JEDS 2020 976-980*
Lee, S., *see* Oh, J., *JEDS 2020 67-73*
Lee, S., *see* Yun, H., *JEDS 2020 1272-1280*
Lee, Y., *see* Yan, S., *JEDS 2020 589-593*
Lee, Y., *see* Sung, P., *JEDS 2020 474-480*
Leise, J., Pruefer, J., Darbandy, G., Seifaei, M., Manoli, Y., Klauk, H., Zschieschang, U., Iniguez, B., and Kloes, A., Charge-Based Compact Modeling of Capacitances in Staggered Multi-Finger OTFTs; *JEDS 2020 396-406*
Lemme, M.C., *see* Knoch, J., *JEDS 2020 738-739*
Leong, P.H.W., *see* Saltin, J., *JEDS 2020 662-667*
Li, C., Chen, Q., Zhang, F., Di, M., Pan, Z., Lu, F., and Wang, A., Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management; *JEDS 2020 1242-1248*
Li, C., *see* Shen, X., *JEDS 2020 1021-1024*
Li, C., *see* Yan, S., *JEDS 2020 589-593*
Li, C., *see* Wang, Y., *JEDS 2020 134-139*
Li, C., *see* Pan, Z., *JEDS 2020 1289-1296*
Li, C., *see* Chen, X., *JEDS 2020 841-845*
Li, C., *see* Di, M., *JEDS 2020 1297-1304*
Li, C., *see* Zhang, F., *JEDS 2020 655-661*
Li, C., *see* Zhang, F., *JEDS 2020 655-661*
Li, H., Zhu, Y., Tang, Y., Meng, L., Wang, B., Yin, Y., and Wang, M., Experimental Research of X-Band Dual-Frequency Coaxial Relativistic Backward Wave Oscillator; *JEDS 2020 911-916*
Li, J., *see* Si, M., *JEDS 2020 846-849*
Li, J., *see* Han, K., *JEDS 2020 925-929*
Li, J., Mao, X., Gu, X., Xie, S., Geng, Z., and Chen, H., Photo-Controlled Quantum Capacitors in Gated Graphene-Insulator-Graphene for Terahertz Frequency and Phase Modulations; *JEDS 2020 490-498*
Li, J., Chen, Z., Qu, Y., and Zhang, R., Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices; *JEDS 2020 350-357*
Li, K., *see* Jia, X., *JEDS 2020 62-66*
Li, L., *see* Wang, Y., *JEDS 2020 134-139*
Li, L., *see* Huo, Q., *JEDS 2020 295-301*
Li, L., Li, Z., Zhang, J., Wu, Y., Chen, X., Min-Ren, Zhang, B., and Jian, Y., Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor; *JEDS 2020 1096-1104*
Li, L., Li, Z.H., Wu, Y.Z., Chen, X.C., Zhang, J.P., Ren, M., Jian, Y., and Zhang, B., Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor; *JEDS 2020 1043-1049*
Li, M., *see* Yang, K., *JEDS 2020 49-56*
Li, N., Deng, W., Wu, W., Luo, Z., and Huang, J., A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors; *JEDS 2020 189-194*
Li, O., *see* Jiang, H., *JEDS 2020 935-938*
Li, X., Lin, S., Dc, M., Liao, Y., Yao, C., Naeemi, A., Tsai, W., and Wang, S.X., Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory; *JEDS 2020 674-680*
Li, X., *see* Lu, H., *JEDS 2020 554-558*
Li, X., *see* Wang, Y., *JEDS 2020 1010-1015*
Li, X., *see* Chen, X., *JEDS 2020 841-845*
Li, X., *see* Pan, C., *JEDS 2020 524-529*
Li, Y., *see* Chang, C., *JEDS 2020 346-349*
Li, Y., *see* Huang, W., *JEDS 2020 879-884*
Li, Y., *see* Shrestha, N.M., *JEDS 2020 873-878*
Li, Y., *see* Xu, R., *JEDS 2020 316-320*
Li, Z., *see* Lu, T., *JEDS 2020 897-904*
Li, Z., *see* Li, L., *JEDS 2020 1096-1104*
Li, Z.H., *see* Li, L., *JEDS 2020 1043-1049*
Liang, R., *see* Cheng, W., *JEDS 2020 336-340*
Liang, Y.C., *see* Chang, C., *JEDS 2020 346-349*
Liao, J., Chen, C., Yu, C., and Wu, M., MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation; *JEDS 2020 640-643*
Liao, W., *see* Deng, M., *JEDS 2020 302-307*
Liao, Y., *see* Li, X., *JEDS 2020 674-680*
Lim, Y.Y., *see* Edla, M., *JEDS 2020 1050-1062*
Lin, B., Gao, B., Pang, Y., Tang, J., Qian, H., and Wu, H., A Unified Memory and Hardware Security Module Based on the Adjustable Switching Window of Resistive Memory; *JEDS 2020 1257-1265*
Lin, C., Chang, J., Lai, P., Shih, L., Chen, S., and Cheng, M., Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays; *JEDS 2020 235-240*
Lin, C., *see* Deng, M., *JEDS 2020 302-307*
Lin, C.J., *see* Kao, Y., *JEDS 2020 465-473*
Lin, C.J., *see* Zhuang, W., *JEDS 2020 681-685*
Lin, S., *see* Li, X., *JEDS 2020 674-680*
Lin, S., *see* Huang, S., *JEDS 2020 105-109*
Lin, Y., *see* Chen, R., *JEDS 2020 594-599*
Lin, Z., *see* Si, M., *JEDS 2020 846-849*
Liu, B., *see* Xu, R., *JEDS 2020 316-320*
Liu, C., *see* Liu, X., *JEDS 2020 229-234*
Liu, C., *see* Liu, N., *JEDS 2020 981-985*
Liu, C.W., *see* Yen, C., *JEDS 2020 540-544*
Liu, H., *see* Jia, X., *JEDS 2020 62-66*
Liu, J., Guo, Y., Zhang, J., Yao, J., Zhang, M., Huang, C., and Du, L., Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates; *JEDS 2020 1031-1038*
Liu, J., *see* Wang, K., *JEDS 2020 1236-1241*
Liu, L., *see* Shen, X., *JEDS 2020 1021-1024*
Liu, M., *see* Huo, Q., *JEDS 2020 295-301*
Liu, M., *see* Xu, R., *JEDS 2020 316-320*
Liu, N., Yang, G., He, Y., Ma, G., Chen, A., Chen, Q., Xiong, Z., Liu, C., Tseng, Y., Chang, T., and Wang, H., Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method; *JEDS 2020 981-985*
Liu, P., *see* Kuo, P., *JEDS 2020 1317-1322*
Liu, T., *see* Yang, H., *JEDS 2020 1335-1338*
Liu, W., Huang, Z., Ma, J., Zheng, Z., and Cheng, C., Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application; *JEDS 2020 1076-1081*
Liu, W., *see* Yu, X., *JEDS 2020 577-583*
Liu, W.D., *see* Shang, Z.W., *JEDS 2020 485-489*
Liu, X., Chiu, H., Liu, C., Kao, H., Chiu, C., Wang, H., Ben, J., He, W., and Huang, C., Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region; *JEDS 2020 229-234*
Liu, X., Ma, K., Wang, Y., Wu, M., Lee, J., and Jin, X., A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor; *JEDS 2020 976-980*
Liu, Y., Chai, C., Wu, H., Zhang, Y., Shi, C., and Yang, Y., Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation; *JEDS 2020 731-737*
Liu, Y., Huang, Y., Deng, S., Wong, M., Kwok, H., and Chen, R., Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors; *JEDS 2020 435-441*
Liu, Y., *see* Gao, R., *JEDS 2020 905-910*

Liu, Y., Yang, S., and Sheng, K., Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination; *JEDS 2020 241-250*
Liu, Y., *see* Huo, Q., *JEDS 2020 295-301*
Liu, Y., *see* Yen, C., *JEDS 2020 540-544*
Liu, Z., *see* Ma, C., *JEDS 2020 223-228*
Liu, Z., *see* Zhang, Y., *JEDS 2020 970-975*
Liu, Z., *see* Huang, Y., *JEDS 2020 1219-1226*
Lo, C., *see* Huang, C., *JEDS 2020 92-98*
Lo, C., *see* Huang, C., *JEDS 2020 170*
Lo, H., *see* Huang, C., *JEDS 2020 92-98*
Lo, H., *see* Huang, C., *JEDS 2020 170*
Lo, S., *see* Kuo, P., *JEDS 2020 1317-1322*
Lo, S., *see* Sung, P., *JEDS 2020 474-480*
Long, S., *see* Han, K., *JEDS 2020 925-929*
Lour, W., *see* Huang, C., *JEDS 2020 92-98*
Lour, W., *see* Huang, C., *JEDS 2020 170*
Lovisi, N., *see* Vici, A., *JEDS 2020 765-772*
Lu, D.D., *see* Sung, P., *JEDS 2020 474-480*
Lu, F., *see* Li, C., *JEDS 2020 1242-1248*
Lu, H., *see* Shi, Y., *JEDS 2020 15-19*
Lu, H., Guo, W., Su, C., Li, X., Lu, Y., Chen, Z., and Zhu, L., Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model; *JEDS 2020 554-558*
Lu, J., *see* Jia, X., *JEDS 2020 62-66*
Lu, J., *see* Yu, X., *JEDS 2020 577-583*
Lu, T., Li, Z., Luo, C., Xu, J., Kong, W., and Guo, G., Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature; *JEDS 2020 897-904*
Lu, X., *see* Wang, Y., *JEDS 2020 850-856*
Lu, Y., *see* Yang, S., *JEDS 2020 358-364*
Lu, Y., *see* Lu, H., *JEDS 2020 554-558*
Lukasiak, L., *see* Knoch, J., *JEDS 2020 738-739*
Luo, C., *see* Lu, T., *JEDS 2020 897-904*
Luo, G., *see* Sun, C., *JEDS 2020 1016-1020*
Luo, Z., *see* Li, N., *JEDS 2020 189-194*
Lynn, K.G., *see* Bhattacharyya, A., *JEDS 2020 286-294*

M

Ma, C., Xu, N., Liu, Z., Wang, Y., and Shi, W., 1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode; *JEDS 2020 223-228*
Ma, G., *see* Liu, N., *JEDS 2020 981-985*
Ma, H., *see* Yao, G., *JEDS 2020 1162-1167*
Ma, J., *see* Wong, H.Y., *JEDS 2020 992-1000*
Ma, J., *see* Liu, W., *JEDS 2020 1076-1081*
Ma, J., *see* Shang, Z.W., *JEDS 2020 485-489*
Ma, K., *see* Liu, X., *JEDS 2020 976-980*
Ma, T.P., *see* Jiang, H., *JEDS 2020 935-938*
Ma, W.C., Huang, Y., Chen, P., Jhu, J., Chang, Y., and Chang, T., Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor; *JEDS 2020 724-730*
Ma, Y., Xiao, M., Zhang, R., Wang, H., and Zhang, Y., Superjunction Power Transistors With Interface Charges: A Case Study for GaN; *JEDS 2020 42-48*
Mahajan, A., *see* Rai, N., *JEDS 2020 1145-1153*
Mahapatra, S., *see* Sharma, U., *JEDS 2020 1354-1362*
Mahapatra, S., *see* Choudhury, N., *JEDS 2020 1281-1288*
Mahrokh, M., Yu, H., and Guo, Y., Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader; *JEDS 2020 986-991*
Majlis, B.Y., *see* Menon, P.S., *JEDS 2020 1227-1235*
Malakoutian, M., Benipal, M., Koeck, F.A., Nemanich, R.J., and Chowdhury, S., Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K; *JEDS 2020 614-618*
Malinowski, J., *see* Wu, Z., *JEDS 2020 1305-1314*
Malm, B.G., *see* Hou, S., *JEDS 2020 116-121*
Manaf, A.B.A., *see* Saha, S.K., *JEDS 2020 1105-1110*
Manoli, Y., *see* Leise, J., *JEDS 2020 396-406*
Mao, H., *see* Wang, Y., *JEDS 2020 1010-1015*
Mao, X., *see* Li, J., *JEDS 2020 490-498*
Marchioni, A., *see* Vici, A., *JEDS 2020 765-772*
Mariappan, S., Rajendran, J., Ibrahim, S.S., Hamid, S.S., Yusof, Y.M., Noh, N.M., Rustagi, S.C., and Kantimahanti, A.K., A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC; *JEDS 2020 1210-1218*
Marin, E.G., *see* Nandan, K., *JEDS 2020 1177-1183*
Marin-Sanchez, A., *see* Nandan, K., *JEDS 2020 1177-1183*
Markman, B., Suran Brunelli, S.T., Goswami, A., Guidry, M., and Rodwell, M.J.W., $In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}; *JEDS 2020 930-934*
Marsal, L.F., *see* Sacramento, A., *JEDS 2020 413-420*
Marsal, L.F., *see* Sanchez, J.G., *JEDS 2020 421-428*
Marsal, L.F., *see* Iniguez, B., *JEDS 2020 373-375*
Martins, J., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Martins, R., *see* Tiwari, B., *JEDS 2020 584-588*
Martins, R., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Matsui, H., *see* Kato, K., *JEDS 2020 341-345*
Matsukawa, T., *see* Kato, K., *JEDS 2020 341-345*
Matsuura, K., *see* Miyaoku, Y., *JEDS 2020 1373-1380*
Mattausch, H.J., *see* Miyaoku, Y., *JEDS 2020 1373-1380*
Mattausch, H.J., *see* Herrera, F.A., *JEDS 2020 1381-1389*
McAndrew, C.C., *see* Xia, K., *JEDS 2020 813-824*
Mehrpoo, M., *see* Patra, B., *JEDS 2020 448-456*
Mei, G.S., *see* Menon, P.S., *JEDS 2020 1227-1235*
Melde, T., *see* Breyer, E.T., *JEDS 2020 748-756*
Mendez-V., J., *see* Gutierrez-D., E.A., *JEDS 2020 385-390*
Meng, L., *see* Li, H., *JEDS 2020 911-916*
Menon, P.S., Jamil, N.A., Mei, G.S., Zain, A.R.M., Hewak, D.W., Huang, C., Mohamed, M.A., Majlis, B.Y., Mishra, R.K., Raghavan, S., and Bhat, N., Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR; *JEDS 2020 1227-1235*
Menon, P.S., *see* Saha, S.K., *JEDS 2020 1105-1110*
Micheloni, R., *see* Zambelli, C., *JEDS 2020 99-104*
Mierzwinski, M., *see* Iniguez, B., *JEDS 2020 1350-1353*
Mijalkovic, S., *see* Iniguez, B., *JEDS 2020 1350-1353*
Mikolajick, T., *see* Trommer, J., *JEDS 2020 740-747*
Mikolajick, T., *see* Breyer, E.T., *JEDS 2020 748-756*
Min, J., *see* Yoon, C., *JEDS 2020 608-613*
Min-Ren, *see* Li, L., *JEDS 2020 1096-1104*
Mindil, A., Dunn, G., Khalid, A., and Oxley, C., Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode; *JEDS 2020 1072-1075*
Mishra, G.P., *see* Routray, S., *JEDS 2020 1154-1161*
Mishra, R.K., *see* Menon, P.S., *JEDS 2020 1227-1235*
Miura-Mattausch, M., *see* Miyaoku, Y., *JEDS 2020 1373-1380*
Miura-Mattausch, M., *see* Herrera, F.A., *JEDS 2020 1381-1389*
Miyaoku, Y., Tone, A., Matsuura, K., Miura-Mattausch, M., Mattausch, H.J., and Ikoma, D., Compact Modeling of IGBT Charging/Discharging for Accurate Switching Prediction; *JEDS 2020 1373-1380*
Mo, F., Tagawa, Y., Jin, C., Ahn, M., Saraya, T., Hiramoto, T., and Kobayashi, M., Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application; *JEDS 2020 717-723*
Mohamed, M.A., *see* Menon, P.S., *JEDS 2020 1227-1235*
Montes, J., *see* Yang, T., *JEDS 2020 857-863*
Montes, J., *see* Fu, K., *JEDS 2020 74-83*
Mori, T., *see* Kato, K., *JEDS 2020 341-345*
Morita, Y., *see* Kato, K., *JEDS 2020 341-345*
Muhea, W.E., Castillo, G.U., Ordonez, H.C., Gneiting, T., Ghibaudo, G., and Iniguez, B., Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs; *JEDS 2020 407-412*
Mulaosmanovic, H., *see* Breyer, E.T., *JEDS 2020 748-756*
Muller, M., *see* Kuthe, P., *JEDS 2020 1416-1423*

N

Na, J., Hong, S., and Kwon, O., A Temperature Compensation Method by Adjusting Gamma Voltages for High Luminance Uniformity of Active Matrix Organic Light-Emitting Diode Displays; *JEDS 2020 1-8*
Naeemi, A., *see* Li, X., *JEDS 2020 674-680*
Nair, D.R., *see* Yadav, D., *JEDS 2020 308-315*
Nakamura, D., *see* Imokawa, K., *JEDS 2020 27-32*
Nakane, R., Sato, S., and Tanaka, M., Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel; *JEDS 2020 807-812*
Nandan, K., Yadav, C., Rastogi, P., Toral-Lopez, A., Marin-Sanchez, A., Marin, E.G., Ruiz, F.G., Bhowmick, S., and Chauhan, Y.S., Compact Modeling of Multi-Layered MoS_2 FETs Including Negative Capacitance Effect; *JEDS 2020 1177-1183*
Narasimhamoorthy, S., *see* Beckers, A., *JEDS 2020 780-788*
Nathan, A., *see* Saha, S.K., *JEDS 2020 1105-1110*
Nathan, A., *see* Yao, G., *JEDS 2020 1162-1167*
Nemanich, R.J., *see* Malakoutian, M., *JEDS 2020 614-618*
Neumaier, D., *see* Asad, M., *JEDS 2020 457-464*
Nicholls, J.R., and Dimitrijev, S., A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms; *JEDS 2020 545-553*
Nie, K., *see* Gao, J., *JEDS 2020 1063-1071*
Niu, J., *see* Tong, Z., *JEDS 2020 600-607*
Noh, J., *see* Si, M., *JEDS 2020 846-849*
Noh, N.M., *see* Mariappan, S., *JEDS 2020 1210-1218*
Nyssens, L., Halder, A., Esfeh, B.K., Planes, N., Haond, M., Flandre, D., Raskin, J., and Kilchytska, V., Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit; *JEDS 2020 789-796*
Nyssens, L., Halder, A., Esfeh, B.K., Planes, N., Flandre, D., Kilchytska, V., and Raskin, J., 28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K; *JEDS 2020 646-654*

O

Oh, J., Jung, K., Jung, E.K., Lee, J., Lee, S., Park, K., Jeon, J., and Kim, Y., Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs; *JEDS 2020 67-73*
Olivo, P., *see* Zambelli, C., *JEDS 2020 99-104*
Ordonez, H.C., *see* Muhea, W.E., *JEDS 2020 407-412*
Ortega, P., *see* Ros, E., *JEDS 2020 391-395*
Ossorio, O.G., *see* Garcia, H., *JEDS 2020 291-296*
Ostling, M., *see* Hou, S., *JEDS 2020 116-121*
Otto, M., *see* Asad, M., *JEDS 2020 457-464*
Ouyang, B., *see* Huang, Y., *JEDS 2020 1219-1226*
Ouyang, Y., *see* Yang, T., *JEDS 2020 140-144*
Oxley, C., *see* Mindil, A., *JEDS 2020 1072-1075*

P

Padilla, R.V., *see* Edla, M., *JEDS 2020 1050-1062*
Pahwa, G., *see* Gaidhane, A.D., *JEDS 2020 1168-1176*
Pahwa, G., *see* Prakash, O., *JEDS 2020 1193-1201*
Pai, C., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Pallares, J., *see* Sanchez, J.G., *JEDS 2020 421-428*
Pan, C., Yang, S., Chen, L., Shi, J., Sun, X., Li, X., and Zhang, J., Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island; *JEDS 2020 524-529*
Pan, Z., *see* Xu, P., *JEDS 2020 200-212*
Pan, Z., *see* Li, C., *JEDS 2020 1242-1248*
Pan, Z., Li, C., Di, M., Zhang, F., and Wang, A., 3D TCAD Analysis Enabling ESD Layout Design Optimization; *JEDS 2020 1289-1296*
Pan, Z., *see* Di, M., *JEDS 2020 1297-1304*
Pan, Z., *see* Zhang, F., *JEDS 2020 655-661*
Panda, D., *see* Jung, P., *JEDS 2020 110-115*
Pang, H., *see* Zhou, X., *JEDS 2020 619-625*
Pang, Y., *see* Lin, B., *JEDS 2020 1257-1265*
Parihar, N., *see* Choudhury, N., *JEDS 2020 1281-1288*
Park, B., *see* Yu, E., *JEDS 2020 834-840*
Park, B., *see* Rhee, S., *JEDS 2020 213-222*
Park, K., *see* Oh, J., *JEDS 2020 67-73*
Park, Y.J., *see* Rhee, S., *JEDS 2020 213-222*
Parvais, B., *see* Beckers, A., *JEDS 2020 780-788*
Pascu, R., *see* Brezeanu, G., *JEDS 2020 1339-1344*
Patra, B., Mehrpoo, M., Ruffino, A., Sebastiano, F., Charbon, E., and Babaie, M., Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures; *JEDS 2020 448-456*
Pavan, P., *see* Zanotti, T., *JEDS 2020 757-764*
Pavanello, M., *see* Iniguez, B., *JEDS 2020 1350-1353*
Peled, A., David, L., Amrani, O., Rosenwaks, Y., and Wool, A., Using the MSET Device to Counteract Power-Analysis Attacks; *JEDS 2020 1328-1334*
Peng, H., *see* Xu, R., *JEDS 2020 316-320*
Peng, J., *see* Zeng, J., *JEDS 2020 285-290*
Pereira, M., *see* Tiwari, B., *JEDS 2020 584-588*
Pereira, M., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Peri, P.R., *see* Fu, K., *JEDS 2020 74-83*
Philippe, J., *see* Bhaskar, A., *JEDS 2020 959-969*
Planes, N., *see* Nyssens, L., *JEDS 2020 789-796*
Planes, N., *see* Nyssens, L., *JEDS 2020 646-654*
Pown, M., and Lakshmi, B., Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset; *JEDS 2020 1397-1403*
Pradhan, K.P., *see* Routray, S., *JEDS 2020 1154-1161*
Prakash, O., Gupta, A., Pahwa, G., Henkel, J., Chauhan, Y.S., and Amrouch, H., Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability; *JEDS 2020 1193-1201*
Pristavu, G., *see* Brezeanu, G., *JEDS 2020 1339-1344*
Pruefer, J., *see* Leise, J., *JEDS 2020 396-406*
Puglisi, F.M., *see* Zanotti, T., *JEDS 2020 757-764*
Puigdollers, J., *see* Ros, E., *JEDS 2020 391-395*

Q

Qi, J., *see* Che, B., *JEDS 2020 885-889*
Qi, X., *see* Yang, T., *JEDS 2020 857-863*
Qi, X., *see* Fu, K., *JEDS 2020 74-83*
Qi, Y., *see* Wang, K., *JEDS 2020 1236-1241*
Qian, H., *see* Lin, B., *JEDS 2020 1257-1265*
Qu, Y., *see* Li, J., *JEDS 2020 350-357*
Qu, Y., *see* Yu, X., *JEDS 2020 577-583*

R

Raghavan, S., *see* Menon, P.S., *JEDS 2020 1227-1235*
Rahaman, S.Z., Wang, I., Wang, D., Pai, C., Hsin, Y., Yang, S., Lee, H., Chang, Y., Kuo, Y., Su, Y., Chen, G., Chen, F., Wei, J., Hou, T., Sheu, S., Wu, C., and Deng, D., Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity; *JEDS 2020 163-169*
Rai, N., Mahajan, A., Saha, D., and Ganguly, S., Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack; *JEDS 2020 1145-1153*
Rajasekaran, S., *see* Jung, P., *JEDS 2020 110-115*
Rajendran, J., *see* Saha, S.K., *JEDS 2020 1105-1110*
Rajendran, J., *see* Mariappan, S., *JEDS 2020 1210-1218*
Rajshekar, K., Hsu, H., Kumar, K.U.M., Sathyanarayanan, P., Velmurugan, V., Cheng, C., and Kannadassan, D., Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors; *JEDS 2020 948-958*
Rakheja, S., Huang, L., Hau-Riege, S., Harrison, S.E., Voss, L.F., and Conway, A.M., Performance Modeling of Silicon Carbide Photoconductive Switches for High-Power and High-Frequency Applications; *JEDS 2020 1118-1128*
Ramirez-Como, M., *see* Sacramento, A., *JEDS 2020 413-420*
Ran, S., *see* Yang, H., *JEDS 2020 1335-1338*

+ Check author entry for coauthors

Ranga, P., *see* Bhattacharyya, A., *JEDS 2020 286-294*
Rascuna, S., *see* Brezeanu, G., *JEDS 2020 1339-1344*
Raskin, J., *see* Nyssens, L., *JEDS 2020 789-796*
Raskin, J., *see* Nyssens, L., *JEDS 2020 646-654*
Rassekh, A., Sallese, J., Jazaeri, F., Fathipour, M., and Ionescu, A.M., Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect; *JEDS 2020 939-947*
Rastogi, P., *see* Nandan, K., *JEDS 2020 1177-1183*
Ren, F., *see* Shi, Y., *JEDS 2020 15-19*
Ren, K., *see* Chang, C., *JEDS 2020 346-349*
Ren, M., *see* Li, L., *JEDS 2020 1043-1049*
Ren, T., *see* Cheng, W., *JEDS 2020 336-340*
Rhee, S., Kim, D., Kim, K., Choi, S., Park, B., and Park, Y.J., Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices; *JEDS 2020 213-222*
Rios, E.T., *see* Gutierrez-D., E.A., *JEDS 2020 385-390*
Robertson, J., *see* Yao, G., *JEDS 2020 1162-1167*
Robillard, J., *see* Bhaskar, A., *JEDS 2020 959-969*
Rodwell, M.J.W., *see* Markman, B., *JEDS 2020 930-934*
Ros, E., Puigdollers, J., Ortega, P., and Voz, C., Origin of the Negative Differential Resistance in the Output Characteristics of a Picene-Based Thin-Film Transistor; *JEDS 2020 391-395*
Rosenwaks, Y., *see* Peled, A., *JEDS 2020 1328-1334*
Rossi, C., and Sallese, J., Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices; *JEDS 2020 376-384*
Routray, S., Pradhan, K.P., and Mishra, G.P., Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis; *JEDS 2020 1154-1161*
Rovisco, A., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Roy, K., *see* Yu, E., *JEDS 2020 834-840*
Roy, S., *see* Bhattacharyya, A., *JEDS 2020 286-294*
Ruffino, A., *see* Patra, B., *JEDS 2020 448-456*
Ruiz, F.G., *see* Nandan, K., *JEDS 2020 1177-1183*
Rupakula, M., Zhang, J., Bellando, F., Wildhaber, F., Convertino, C., Schmid, H., Emilie Moselund, K., and Ionescu, A.M., Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing; *JEDS 2020 773-779*
Russo, F., *see* Vici, A., *JEDS 2020 765-772*
Rustagi, S.C., *see* Mariappan, S., *JEDS 2020 1210-1218*
Ryckaert, J., *see* Vincent, B., *JEDS 2020 668-673*

S

Saadat, A., Van De Put, M.L., Edwards, H., and Vandenberghe, W.G., Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications; *JEDS 2020 711-715*
Sacramento, A., Ramirez-Como, M., Balderrama, V.S., Garduno, S.I., Estrada, M., and Marsal, L.F., Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study; *JEDS 2020 413-420*
Sadoh, T., *see* Imokawa, K., *JEDS 2020 27-32*
Saha, D., *see* Rai, N., *JEDS 2020 1145-1153*
Saha, S.K., Nathan, A., Menon, P.S., Rajendran, J., Manaf, A.B.A., and Yie, L.W., Foreword Special Issue From the Selected Extended Papers Presented at EDTM 2020; *JEDS 2020 1105-1110*
Saha, S.K., *see* Ghosh, S., *JEDS 2020 1202-1209*
Saleh, M., *see* Bhattacharyya, A., *JEDS 2020 286-294*
Sallese, J., *see* Rossi, C., *JEDS 2020 376-384*
Sallese, J., *see* Rassekh, A., *JEDS 2020 939-947*
Saltin, J., Dao, N.C., Leong, P.H.W., and Wong, H.Y., Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs; *JEDS 2020 662-667*
Sambandan, S., *see* Yao, G., *JEDS 2020 1162-1167*
Samukawa, S., *see* Shrestha, N.M., *JEDS 2020 873-878*
Sanchez, J.G., Torimtubun, A.A.A., Balderrama, V.S., Estrada, M., Pallares, J., and Marsal, L.F., Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL; *JEDS 2020 421-428*
Sangiorgi, E., Editorial; *JEDS 2020 xlvi*
Santa, A., *see* Tiwari, B., *JEDS 2020 584-588*
Santa, A., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Santos, A., *see* Tiwari, B., *JEDS 2020 584-588*
Sanyal, I., *see* Shrestha, N.M., *JEDS 2020 873-878*
Saraya, T., *see* Mo, F., *JEDS 2020 717-723*
Saraya, T., *see* Jin, C., *JEDS 2020 429-434*
Sarkar, C.K., *see* Ghosh, S., *JEDS 2020 1202-1209*
Sasaki, K., *see* Wong, H.Y., *JEDS 2020 992-1000*
Sathyanarayanan, P., *see* Rajshekar, K., *JEDS 2020 948-958*
Sato, S., *see* Nakane, R., *JEDS 2020 807-812*
Satterthwaite, P.F., *see* Kargarrazi, S., *JEDS 2020 716*
Saurabh, S., *see* Garg, S., *JEDS 2020 1001-1009*
Scarpulla, M.A., *see* Bhattacharyya, A., *JEDS 2020 286-294*
Schmid, H., *see* Rupakula, M., *JEDS 2020 773-779*
Schroter, M., *see* Kuthe, P., *JEDS 2020 1416-1423*
Scommegna, S., *see* Zambelli, C., *JEDS 2020 99-104*
Sebastiano, F., *see* T Hart, P.A., *JEDS 2020 797-806*
Sebastiano, F., *see* T Hart, P.A., *JEDS 2020 263-273*
Sebastiano, F., *see* Patra, B., *JEDS 2020 448-456*
Seifaei, M., *see* Leise, J., *JEDS 2020 396-406*
Selberherr, S., *see* Fiorentini, S., *JEDS 2020 1249-1256*
Senesky, D.G., *see* Kargarrazi, S., *JEDS 2020 716*
Shakir, M., *see* Hou, S., *JEDS 2020 116-121*
Shang, Z.W., Ma, J., Liu, W.D., Fan, Y.C., Hsu, H.H., Zheng, Z.W., and Cheng, C.H., Performance Investigation of an n-Type Tin-Oxide Thin Film Transistor by Channel Plasma Processing; *JEDS 2020 485-489*
Sharma, U., and Mahapatra, S., Modeling of HCD Kinetics Under Full $V_G - V_D$ Space, Different Experimental Conditions and Across Different Device Architectures; *JEDS 2020 1354-1362*
Shen, S., and Yuan, J., $1/f^{\gamma}$ Low Frequency Noise Model for Buried Channel MOSFET; *JEDS 2020 126-133*
Shen, X., Xia, Z., Yang, T., Liu, L., Dong, J., Zhou, W., Li, C., and Huo, Z., Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory; *JEDS 2020 1021-1024*
Shen, Y., *see* Lee, C., *JEDS 2020 9-14*
Sheng, K., *see* Liu, Y., *JEDS 2020 241-250*
Sheu, S., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Shi, C., *see* Liu, Y., *JEDS 2020 731-737*
Shi, D., *see* Yang, T., *JEDS 2020 140-144*
Shi, J., *see* Pan, C., *JEDS 2020 524-529*
Shi, W., *see* Ma, C., *JEDS 2020 223-228*
Shi, Y., Xu, W., Zeng, C., Ren, F., Ye, J., Zhou, D., Chen, D., Zhang, R., Zheng, Y., and Lu, H., High-k HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality; *JEDS 2020 15-19*
Shi, Y., *see* Gao, R., *JEDS 2020 905-910*
Shih, L., *see* Lin, C., *JEDS 2020 235-240*
Shin, C., *see* Yoon, C., *JEDS 2020 365-372*
Shin, C., *see* Yoon, C., *JEDS 2020 608-613*
Shin, C., *see* Hong, Y., *JEDS 2020 182-188*
Shin, H., *see* Kim, J., *JEDS 2020 321-325*
Shin, H.J., and Kim, T.W., Decreased Motion Blur in Large-Size, Organic, Light-Emitting Device Panels Due to Integrated Gate Driver Circuits With a Moving-Picture Response-Time-Reduction Method; *JEDS 2020 326-330*
Shin, J., *see* Yoon, C., *JEDS 2020 608-613*
Shrestha, N.M., Li, Y., Chen, C., Sanyal, I., Tarng, J., Chyi, J., and Samukawa, S., Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs; *JEDS 2020 873-878*
Shrivastava, M., *see* Soni, A., *JEDS 2020 33-41*
Si, M., Lin, Z., Noh, J., Li, J., Chung, W., and Ye, P.D., The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors; *JEDS 2020 846-849*
Siau Ben, C., *see* Khai, L.W., *JEDS 2020 122-125*
Simon, M., *see* Trommer, J., *JEDS 2020 740-747*

Slesazeck, S., *see* Trommer, J., *JEDS 2020 740-747*
Slesazeck, S., *see* Breyer, E.T., *JEDS 2020 748-756*
Smith, D.J., *see* Fu, K., *JEDS 2020 74-83*
Sohid, S.B., *see* Kabalan, A., *JEDS 2020 701-710*
Soni, A., and Shrivastava, M., Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs; *JEDS 2020 33-41*
Soon Fatt, Y., *see* Khai, L.W., *JEDS 2020 122-125*
Stake, J., *see* Asad, M., *JEDS 2020 457-464*
Stampfer, C., *see* Asad, M., *JEDS 2020 457-464*
Su, C., *see* Lu, H., *JEDS 2020 554-558*
Su, C., *see* Sung, P., *JEDS 2020 474-480*
Su, F., *see* Wang, Y., *JEDS 2020 1010-1015*
Su, P., *see* Huang, S., *JEDS 2020 105-109*
Su, P., *see* You, W., *JEDS 2020 171-175*
Su, Y., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Su, Y., *see* Tong, Z., *JEDS 2020 600-607*
Sugii, N., *see* Khakifirooz, A., *JEDS 2020 644-645*
Sun, C., Tsai, M., Yan, S., Chu, T., Hsu, C., Chu, C., Luo, G., and Wu, Y., Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio; *JEDS 2020 1016-1020*
Sun, C., *see* Yan, S., *JEDS 2020 589-593*
Sun, Q., *see* Gan, L., *JEDS 2020 84-91*
Sun, X., *see* Pan, C., *JEDS 2020 524-529*
Sung, P., Su, C., Lo, S., Hsueh, F., Lu, D.D., Lee, Y., and Chao, T., Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter; *JEDS 2020 474-480*
Sung, W., *see* Isukapati, S.B., *JEDS 2020 176-181*
Suran Brunelli, S.T., *see* Markman, B., *JEDS 2020 930-934*
Suwa, A., *see* Imokawa, K., *JEDS 2020 27-32*
Sverdlov, V., *see* Fiorentini, S., *JEDS 2020 1249-1256*

T

T Hart, P.A., Babaie, M., Charbon, E., Vladimirescu, A., and Sebastiano, F., Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures; *JEDS 2020 797-806*
T Hart, P.A., Babaie, M., Charbon, E., Vladimirescu, A., and Sebastiano, F., Characterization and Modeling of Mismatch in Cryo-CMOS; *JEDS 2020 263-273*
Tabata, H., *see* Kato, K., *JEDS 2020 341-345*
Tabata, T., Curvers, B., Huet, K., Chew, S.A., Everaert, J., and Horiguchi, N., 3D Simulation for Melt Laser Anneal Integration in FinFET's Contact; *JEDS 2020 1323-1327*
Tagawa, Y., *see* Mo, F., *JEDS 2020 717-723*
Tai, A., *see* Yen, C., *JEDS 2020 540-544*
Takagi, S., *see* Kato, K., *JEDS 2020 341-345*
Takenaka, M., *see* Kato, K., *JEDS 2020 341-345*
Tan, C.S., *see* Khai, L.W., *JEDS 2020 122-125*
Tanaka, M., *see* Nakane, R., *JEDS 2020 807-812*
Tanaka, T., *see* Kino, H., *JEDS 2020 1266-1271*
Tang, G., *see* Huo, Q., *JEDS 2020 295-301*
Tang, J., *see* Lin, B., *JEDS 2020 1257-1265*
Tang, W., *see* Huang, Y., *JEDS 2020 1219-1226*
Tang, Y., *see* Li, H., *JEDS 2020 911-916*
Tang, Z., *see* Yang, S., *JEDS 2020 358-364*
Tarng, J., *see* Shrestha, N.M., *JEDS 2020 873-878*
Tavares, V., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Thirunavukkarasu, A., *see* Choudhury, N., *JEDS 2020 1281-1288*
Tinoco, J.C., *see* Gutierrez-D., E.A., *JEDS 2020 385-390*
Tiwari, B., Bahubalindruni, P.G., Santos, A., Santa, A., Figueiredo, C., Pereira, M., Martins, R., Fortunato, E., and Barquinha, P., Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs; *JEDS 2020 584-588*
Tiwari, B., *see* Bahubalindruni, P.G., *JEDS 2020 157-162*
Tone, A., *see* Miyaoku, Y., *JEDS 2020 1373-1380*
Tong, Z., Ding, P., Su, Y., Niu, J., Wang, D., and Jin, Z., Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH; *JEDS 2020 600-607*
Toral-Lopez, A., *see* Nandan, K., *JEDS 2020 1177-1183*
Torimtubun, A.A.A., *see* Sanchez, J.G., *JEDS 2020 421-428*
Trentzsch, M., *see* Breyer, E.T., *JEDS 2020 748-756*
Trommer, J., Simon, M., Slesazeck, S., Weber, W.M., and Mikolajick, T., Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs; *JEDS 2020 740-747*
Trommer, J., *see* Breyer, E.T., *JEDS 2020 748-756*
Tsai, C., *see* Chou, Y., *JEDS 2020 572-576*
Tsai, M., *see* Sun, C., *JEDS 2020 1016-1020*
Tsai, M., *see* Yan, S., *JEDS 2020 589-593*
Tsai, W., *see* Li, X., *JEDS 2020 674-680*
Tseng, T., *see* Jung, P., *JEDS 2020 110-115*
Tseng, Y., *see* Liu, N., *JEDS 2020 981-985*
Tu, Z., *see* Fan, R., *JEDS 2020 626-634*
Tzeng, W., *see* Chang, L., *JEDS 2020 481-484*

V

Van De Put, M.L., *see* Saadat, A., *JEDS 2020 711-715*
Van Langevelde, R., *see* Xia, K., *JEDS 2020 813-824*
Vandenberghe, W.G., *see* Saadat, A., *JEDS 2020 711-715*
Vega, R.A., *see* Jha, C.K., *JEDS 2020 1184-1192*
Velmurugan, V., *see* Rajshekar, K., *JEDS 2020 948-958*
Verma, A., *see* Gaidhane, A.D., *JEDS 2020 1168-1176*
Vici, A., Russo, F., Lovisi, N., Marchioni, A., Casella, A., and Irrera, F., Performance and Reliability Degradation of CMOS Image Sensors in Back-Side Illuminated Configuration; *JEDS 2020 765-772*
Vincent, B., Boemmels, J., Ryckaert, J., and Ervin, J., A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication; *JEDS 2020 668-673*
Vladimirescu, A., *see* T Hart, P.A., *JEDS 2020 797-806*
Vladimirescu, A., *see* T Hart, P.A., *JEDS 2020 263-273*
Vorobiev, A., *see* Asad, M., *JEDS 2020 457-464*
Voss, L.F., *see* Rakheja, S., *JEDS 2020 1118-1128*
Voz, C., *see* Ros, E., *JEDS 2020 391-395*

W

Wan, X., *see* Du, Y., *JEDS 2020 1039-1042*
Wang, A., *see* Li, C., *JEDS 2020 1242-1248*
Wang, A., *see* Pan, Z., *JEDS 2020 1289-1296*
Wang, A., *see* Di, M., *JEDS 2020 1297-1304*
Wang, A., *see* Zhang, F., *JEDS 2020 655-661*
Wang, B., *see* Wong, H.Y., *JEDS 2020 992-1000*
Wang, B., *see* Li, H., *JEDS 2020 911-916*
Wang, C., *see* Gan, L., *JEDS 2020 84-91*
Wang, D., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Wang, D., *see* Tong, Z., *JEDS 2020 600-607*
Wang, H., *see* Wong, H.Y., *JEDS 2020 992-1000*
Wang, H., *see* Ma, Y., *JEDS 2020 42-48*
Wang, H., *see* Liu, X., *JEDS 2020 229-234*
Wang, H., *see* Liu, N., *JEDS 2020 981-985*
Wang, I., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Wang, J., *see* Yang, H., *JEDS 2020 1335-1338*
Wang, J.L., Chen, Y.Q., Feng, J.T., Xu, X.B., En, Y.F., Hou, B., Gao, R., Chen, Y., Huang, Y., and Geng, K.W., Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress; *JEDS 2020 145-151*
Wang, K., Qi, Y., Hu, Y., Xu, Y., Xu, Y., Liu, J., and Zhou, X., Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications; *JEDS 2020 1236-1241*
Wang, M., *see* Li, H., *JEDS 2020 911-916*
Wang, Q., *see* Cheng, W., *JEDS 2020 1138-1144*
Wang, S.X., *see* Li, X., *JEDS 2020 674-680*

Wang, X., *see* Wang, Y., *JEDS 2020 134-139*
Wang, X., Duan, B., Yang, X., and Yang, Y., Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology; *JEDS 2020 559-564*
Wang, X., *see* Huo, Q., *JEDS 2020 295-301*
Wang, Y., Li, L., Li, C., Ao, J., Wang, X., and Hao, Y., Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation; *JEDS 2020 134-139*
Wang, Y., Gu, Y., Lu, X., Jiang, H., Guo, H., Chen, B., Lau, K.M., and Zou, X., Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K; *JEDS 2020 850-856*
Wang, Y., Yu, C., Mao, H., Wu, X., Su, F., Li, X., and Yang, J., Low Turn-Off Loss 4H-SiC Insulated Gate Bipolar Transistor With a Trench Heterojunction Collector; *JEDS 2020 1010-1015*
Wang, Y., *see* Liu, X., *JEDS 2020 976-980*
Wang, Y., *see* Chen, X., *JEDS 2020 841-845*
Wang, Y., *see* Ma, C., *JEDS 2020 223-228*
Wang, Z., *see* Jia, X., *JEDS 2020 62-66*
Weber, W.M., *see* Trommer, J., *JEDS 2020 740-747*
Wei, F., Cui, X., and Cui, X., An Improved iMemComp OR Gate and its Applications in Logic Circuits; *JEDS 2020 57-61*
Wei, H., *see* Kuo, P., *JEDS 2020 1317-1322*
Wei, J., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Wei, J., *see* Yang, S., *JEDS 2020 358-364*
Wei, W., *see* Jia, X., *JEDS 2020 62-66*
Wildhaber, F., *see* Rupakula, M., *JEDS 2020 773-779*
Wong, H.Y., *see* Saltin, J., *JEDS 2020 662-667*
Wong, H.Y., Xiao, M., Wang, B., Chiu, Y.K., Yan, X., Ma, J., Sasaki, K., Wang, H., and Zhang, Y., TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration; *JEDS 2020 992-1000*
Wong, M., *see* Liu, Y., *JEDS 2020 435-441*
Wool, A., *see* Peled, A., *JEDS 2020 1328-1334*
Wu, C., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Wu, C., *see* Chang, L., *JEDS 2020 481-484*
Wu, C., *see* Yuan, S., *JEDS 2020 251-255*
Wu, C., *see* Deng, M., *JEDS 2020 302-307*
Wu, H., *see* Liu, Y., *JEDS 2020 731-737*
Wu, H., *see* Duan, B., *JEDS 2020 442-447*
Wu, H., *see* Lin, B., *JEDS 2020 1257-1265*
Wu, J., Yang, J., Yang, X., and Ding, X., Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit; *JEDS 2020 152-156*
Wu, M., *see* Liao, J., *JEDS 2020 640-643*
Wu, M., *see* Liu, X., *JEDS 2020 976-980*
Wu, W., *see* Li, N., *JEDS 2020 189-194*
Wu, X., *see* Wang, Y., *JEDS 2020 1010-1015*
Wu, Y., *see* Sun, C., *JEDS 2020 1016-1020*
Wu, Y., *see* Yan, S., *JEDS 2020 589-593*
Wu, Y., *see* Li, L., *JEDS 2020 1096-1104*
Wu, Y., *see* Chen, X., *JEDS 2020 841-845*
Wu, Y., *see* Zhou, X., *JEDS 2020 619-625*
Wu, Y.Z., *see* Li, L., *JEDS 2020 1043-1049*
Wu, Z., *see* Huang, W., *JEDS 2020 879-884*
Wu, Z., Zhang, H., and Malinowski, J., Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications; *JEDS 2020 1305-1314*
Wu, Z., *see* Huo, Q., *JEDS 2020 295-301*
Wuu, D., *see* Yuan, S., *JEDS 2020 251-255*

X

Xia, K., McAndrew, C.C., and Van Langevelde, R., Parameter Extraction for the PSPHV LDMOS Transistor Model; *JEDS 2020 813-824*
Xia, K., *see* Iniguez, B., *JEDS 2020 1350-1353*
Xia, T., *see* Zhou, X., *JEDS 2020 619-625*
Xia, Z., *see* Shen, X., *JEDS 2020 1021-1024*
Xia, Z., *see* Yang, T., *JEDS 2020 140-144*
Xiao, M., *see* Wong, H.Y., *JEDS 2020 992-1000*
Xiao, M., *see* Ma, Y., *JEDS 2020 42-48*
Xie, S., *see* Li, J., *JEDS 2020 490-498*
Xie, Z., *see* Xu, R., *JEDS 2020 316-320*
Xing, J., *see* Duan, B., *JEDS 2020 686-694*
Xing, Z., *see* Khai, L.W., *JEDS 2020 122-125*
Xiong, Z., *see* Liu, N., *JEDS 2020 981-985*
Xu, G., *see* Cheng, W., *JEDS 2020 336-340*
Xu, J., *see* Lu, T., *JEDS 2020 897-904*
Xu, J., *see* Gao, J., *JEDS 2020 1063-1071*
Xu, J., *see* Cheng, W., *JEDS 2020 336-340*
Xu, N., *see* Ma, C., *JEDS 2020 223-228*
Xu, P., and Pan, Z., Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects; *JEDS 2020 200-212*
Xu, R., Chen, P., Liu, M., Zhou, J., Yang, Y., Li, Y., Ge, C., Peng, H., Liu, B., Chen, D., Xie, Z., Zhang, R., and Zheng, Y., 1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination; *JEDS 2020 316-320*
Xu, S., *see* Zhang, Y., *JEDS 2020 970-975*
Xu, W., *see* Shi, Y., *JEDS 2020 15-19*
Xu, X.B., *see* Wang, J.L., *JEDS 2020 145-151*
Xu, Y., *see* Wang, K., *JEDS 2020 1236-1241*
Xu, Y., *see* Wang, K., *JEDS 2020 1236-1241*

Y

Yadav, C., *see* Nandan, K., *JEDS 2020 1177-1183*
Yadav, C., *see* Fregonese, S., *JEDS 2020 1363-1372*
Yadav, D., and Nair, D.R., Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs; *JEDS 2020 308-315*
Yalamarthy, A.S., *see* Kargarrazi, S., *JEDS 2020 716*
Yan, S., *see* Sun, C., *JEDS 2020 1016-1020*
Yan, S., Sun, C., Tsai, M., Chen, L., Yeh, M., Li, C., Lee, Y., and Wu, Y., Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure; *JEDS 2020 589-593*
Yan, S., *see* Yuan, S., *JEDS 2020 251-255*
Yan, X., *see* Wong, H.Y., *JEDS 2020 992-1000*
Yang, C., *see* Yang, T., *JEDS 2020 857-863*
Yang, C., *see* Fu, K., *JEDS 2020 74-83*
Yang, G., *see* Liu, N., *JEDS 2020 981-985*
Yang, H., Hu, S., Ran, S., Wang, J., and Liu, T., Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect; *JEDS 2020 1335-1338*
Yang, J., *see* Che, B., *JEDS 2020 885-889*
Yang, J., *see* Wang, Y., *JEDS 2020 1010-1015*
Yang, J., *see* Wu, J., *JEDS 2020 152-156*
Yang, K., Guo, Y., Zhang, J., Yao, J., Li, M., Du, L., and Huang, X., An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method; *JEDS 2020 49-56*
Yang, L., *see* Duan, B., *JEDS 2020 442-447*
Yang, S., *see* Rahaman, S.Z., *JEDS 2020 163-169*
Yang, S., *see* Chen, J., *JEDS 2020 917-924*
Yang, S., Tang, Z., Hua, M., Zhang, Z., Wei, J., Lu, Y., and Chen, K.J., Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges; *JEDS 2020 358-364*
Yang, S., *see* Liu, Y., *JEDS 2020 241-250*
Yang, S., *see* Pan, C., *JEDS 2020 524-529*
Yang, T., Fu, H., Fu, K., Yang, C., Montes, J., Huang, X., Chen, H., Zhou, J., Qi, X., Deng, X., and Zhao, Y., Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings; *JEDS 2020 857-863*
Yang, T., *see* Shen, X., *JEDS 2020 1021-1024*

Yang, T., Xia, Z., Shi, D., Ouyang, Y., and Huo, Z., Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory; *JEDS 2020 140-144*
Yang, T., *see* Fu, K., *JEDS 2020 74-83*
Yang, X., *see* Asad, M., *JEDS 2020 457-464*
Yang, X., *see* Wang, X., *JEDS 2020 559-564*
Yang, X., *see* Wu, J., *JEDS 2020 152-156*
Yang, Y., *see* Liu, Y., *JEDS 2020 731-737*
Yang, Y., *see* Duan, B., *JEDS 2020 442-447*
Yang, Y., *see* Zhang, Y., *JEDS 2020 1082-1088*
Yang, Y., *see* Wang, X., *JEDS 2020 559-564*
Yang, Y., *see* Xu, R., *JEDS 2020 316-320*
Yang, Y., *see* Duan, B., *JEDS 2020 686-694*
Yao, C., *see* Li, X., *JEDS 2020 674-680*
Yao, G., Ma, H., Sambandan, S., Robertson, J., and Nathan, A., Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration; *JEDS 2020 1162-1167*
Yao, J., *see* Huo, Q., *JEDS 2020 295-301*
Yao, J., *see* Liu, J., *JEDS 2020 1031-1038*
Yao, J., *see* Yang, K., *JEDS 2020 49-56*
Yao, Y., *see* Yuan, S., *JEDS 2020 251-255*
Ye, J., *see* Shi, Y., *JEDS 2020 15-19*
Ye, P.D., *see* Si, M., *JEDS 2020 846-849*
Yeh, M., *see* Yan, S., *JEDS 2020 589-593*
Yen, C., Tai, A., Liu, Y., Chen, T., Chou, C., and Liu, C.W., Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors; *JEDS 2020 540-544*
Yi, B., *see* Chen, R., *JEDS 2020 195-199*
Yi, C., *see* Chou, Y., *JEDS 2020 572-576*
Yie, L.W., *see* Saha, S.K., *JEDS 2020 1105-1110*
Yin, H., *see* Cheng, W., *JEDS 2020 336-340*
Yin, X., *see* Huang, W., *JEDS 2020 879-884*
Yin, Y., *see* Li, H., *JEDS 2020 911-916*
Yogi, P., *see* Jha, C.K., *JEDS 2020 1184-1192*
Yoon, C., Choe, G., and Shin, C., Energy-Delay Sensitivity Analysis of a Nano-electromechanical Relay With the Negative Capacitance of a Ferroelectric Capacitor; *JEDS 2020 365-372*
Yoon, C., Min, J., Shin, J., and Shin, C., Device Design Guideline for HfO_2-Based Ferroelectric-Gated Nanoelectromechanical System; *JEDS 2020 608-613*
Yoon, J., *see* Yun, H., *JEDS 2020 1272-1280*
You, C., *see* Lee, C., *JEDS 2020 9-14*
You, W., Su, P., and Hu, C., A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET; *JEDS 2020 171-175*
Young, I.A., *see* Kim, R., *JEDS 2020 505-523*
Yu, C., *see* Liao, J., *JEDS 2020 640-643*
Yu, C., *see* Wang, Y., *JEDS 2020 1010-1015*
Yu, E., Cho, S., Roy, K., and Park, B., A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability; *JEDS 2020 834-840*
Yu, G., *see* Cheng, W., *JEDS 2020 336-340*
Yu, H., *see* Mahrokh, M., *JEDS 2020 986-991*
Yu, H., *see* Cheng, W., *JEDS 2020 1138-1144*
Yu, X., Lu, J., Liu, W., Qu, Y., and Zhao, Y., Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs; *JEDS 2020 577-583*
Yuan, J., *see* Shen, S., *JEDS 2020 126-133*
Yuan, S., Yan, S., Yao, Y., Wu, C., Horng, R., and Wuu, D., Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution; *JEDS 2020 251-255*
Yue, W., *see* Khai, L.W., *JEDS 2020 122-125*
Yun, H., Yoon, J., Jeong, J., Lee, S., Choi, H., and Baek, R., Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications; *JEDS 2020 1272-1280*
Yusof, Y.M., *see* Mariappan, S., *JEDS 2020 1210-1218*

Z

Zain, A.R.M., *see* Menon, P.S., *JEDS 2020 1227-1235*
Zambelli, C., Micheloni, R., Scommegna, S., and Olivo, P., First Evidence of Temporary Read Errors in TLC 3D-NAND Flash Memories Exiting From an Idle State; *JEDS 2020 99-104*
Zang, B., *see* Chen, X., *JEDS 2020 841-845*
Zanotti, T., Puglisi, F.M., and Pavan, P., Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing; *JEDS 2020 757-764*
Zeng, C., *see* Shi, Y., *JEDS 2020 15-19*
Zeng, F., *see* Cheng, W., *JEDS 2020 1138-1144*
Zeng, J., Deng, W., Zhou, C., Peng, J., and Huang, J., A Compact Model of MoS_2 Field-Effect Transistors From Drift-Diffusion to Ballistic Carrier Transport Regimes; *JEDS 2020 285-290*
Zetterling, C., *see* Hou, S., *JEDS 2020 116-121*
Zhang, A., *see* Jia, X., *JEDS 2020 62-66*
Zhang, B., *see* Li, L., *JEDS 2020 1096-1104*
Zhang, B., *see* Li, L., *JEDS 2020 1043-1049*
Zhang, C., *see* Chen, X., *JEDS 2020 841-845*
Zhang, D.W., *see* Gan, L., *JEDS 2020 84-91*
Zhang, F., *see* Li, C., *JEDS 2020 1242-1248*
Zhang, F., *see* Pan, Z., *JEDS 2020 1289-1296*
Zhang, F., *see* Huo, Q., *JEDS 2020 295-301*
Zhang, F., Li, C., Di, M., Pan, Z., Li, C., Cahoon, N., and Wang, A., Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI; *JEDS 2020 655-661*
Zhang, H., *see* Wu, Z., *JEDS 2020 1305-1314*
Zhang, H., *see* Che, B., *JEDS 2020 885-889*
Zhang, H., *see* Zhang, Y., *JEDS 2020 970-975*
Zhang, J., *see* Gao, R., *JEDS 2020 905-910*
Zhang, J., *see* Gao, R., *JEDS 2020 905-910*
Zhang, J., *see* Rupakula, M., *JEDS 2020 773-779*
Zhang, J., and Guo, Y., RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile; *JEDS 2020 530-539*
Zhang, J., Guo, Y., Huang, C., and Hu, F., Effective Concentration Profile: A Novel 1-D Analysis of the Variation of Lateral Thickness (VLT) Lateral Power Devices; *JEDS 2020 256-262*
Zhang, J., Guo, Y., Huang, C., and Hu, F., Analysis and Modeling of Lateral Power Devices With Stepped Drift Region Thickness via Effective Concentration Profile Concept; *JEDS 2020 20-26*
Zhang, J., *see* Che, B., *JEDS 2020 885-889*
Zhang, J., *see* Li, L., *JEDS 2020 1096-1104*
Zhang, J., *see* Liu, J., *JEDS 2020 1031-1038*
Zhang, J., *see* Yang, K., *JEDS 2020 49-56*
Zhang, J., *see* Zhang, Y., *JEDS 2020 970-975*
Zhang, J., *see* Pan, C., *JEDS 2020 524-529*
Zhang, J.P., *see* Li, L., *JEDS 2020 1043-1049*
Zhang, M., *see* Liu, J., *JEDS 2020 1031-1038*
Zhang, R., *see* Shi, Y., *JEDS 2020 15-19*
Zhang, R., *see* Ma, Y., *JEDS 2020 42-48*
Zhang, R., *see* Li, J., *JEDS 2020 350-357*
Zhang, R., *see* Xu, R., *JEDS 2020 316-320*
Zhang, S., *see* Cheng, W., *JEDS 2020 336-340*
Zhang, W., *see* Gao, R., *JEDS 2020 905-910*
Zhang, X., *see* Fan, R., *JEDS 2020 626-634*
Zhang, Y., *see* Liu, Y., *JEDS 2020 731-737*
Zhang, Y., *see* Huang, W., *JEDS 2020 879-884*
Zhang, Y., *see* Wong, H.Y., *JEDS 2020 992-1000*
Zhang, Y., Duan, B., and Yang, Y., Simulation Study on Dynamic and Static Characteristics of Novel SiC Gate-Controlled Bipolar-Field-Effect Composite Transistor; *JEDS 2020 1082-1088*
Zhang, Y., *see* Han, K., *JEDS 2020 925-929*
Zhang, Y., *see* Ma, Y., *JEDS 2020 42-48*
Zhang, Y., Zhang, J., Hu, Z., Feng, Z., Zhang, H., Xu, S., Liu, Z., Zhou, H., and Hao, Y., Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN; *JEDS 2020 970-975*
Zhang, Z., *see* Yang, S., *JEDS 2020 358-364*
Zhao, C., *see* Cheng, W., *JEDS 2020 336-340*
Zhao, F., *see* Cheng, C., *JEDS 2020 565-571*

+ Check author entry for coauthors

Zhao, J., *see* Huang, Y., *JEDS 2020 1219-1226*
Zhao, R., *see* Du, Y., *JEDS 2020 1039-1042*
Zhao, X., *see* Huo, Q., *JEDS 2020 295-301*
Zhao, Y., *see* Yang, T., *JEDS 2020 857-863*
Zhao, Y., *see* Fu, K., *JEDS 2020 74-83*
Zhao, Y., *see* Yu, X., *JEDS 2020 577-583*
Zhao, Y., *see* Zhou, X., *JEDS 2020 619-625*
Zheng, X., *see* Gao, R., *JEDS 2020 905-910*
Zheng, Y., *see* Shi, Y., *JEDS 2020 15-19*
Zheng, Y., *see* Xu, R., *JEDS 2020 316-320*
Zheng, Z., *see* Liu, W., *JEDS 2020 1076-1081*
Zheng, Z.W., *see* Shang, Z.W., *JEDS 2020 485-489*
Zhihong, L., *see* Khai, L.W., *JEDS 2020 122-125*
Zhou, C., *see* Chen, X., *JEDS 2020 841-845*
Zhou, C., *see* Zeng, J., *JEDS 2020 285-290*
Zhou, D., *see* Shi, Y., *JEDS 2020 15-19*
Zhou, H., *see* Zhang, Y., *JEDS 2020 970-975*
Zhou, J., *see* Yang, T., *JEDS 2020 857-863*
Zhou, J., *see* Fu, K., *JEDS 2020 74-83*
Zhou, J., *see* Xu, R., *JEDS 2020 316-320*
Zhou, W., *see* Shen, X., *JEDS 2020 1021-1024*
Zhou, X., Gong, H., Jia, Y., Hu, D., Wu, Y., Xia, T., Pang, H., and Zhao, Y., SiC Planar MOSFETs With Built-In Reverse MOS-Channel Diode for Enhanced Performance; *JEDS 2020 619-625*
Zhou, X., *see* Wang, K., *JEDS 2020 1236-1241*
Zhu, H., *see* Huang, W., *JEDS 2020 879-884*
Zhu, H., *see* Gan, L., *JEDS 2020 84-91*
Zhu, L., *see* Lu, H., *JEDS 2020 554-558*
Zhu, Y., *see* Li, H., *JEDS 2020 911-916*
Zhuang, W., Chien, C., Lin, C.J., and King, Y., Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications; *JEDS 2020 681-685*
Zimmer, T., *see* Fregonese, S., *JEDS 2020 1363-1372*
Zou, X., *see* Wang, Y., *JEDS 2020 850-856*
Zschieschang, U., *see* Leise, J., *JEDS 2020 396-406*

Subject Index

Numeric

1/f noise
1/f^{γ} Low Frequency Noise Model for Buried Channel MOSFET. *Shen, S.*, +, *JEDS 2020 126-133*
Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*
Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*
5G mobile communication
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*
II-VI semiconductors
Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*
Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*
Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*
Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*
III-V semiconductors
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*
Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*
Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K. *Wang, Y.*, +, *JEDS 2020 850-856*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*
Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*
Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*
Effect of Substrate Choice on Transient Performance of Lateral GaN FETs. *Hontz, M.R.*, +, *JEDS 2020 331-335*
Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*
High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*
High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*
$In_{0.53}Ga_{0.47}As/InAs$ Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*
Investigation of Inversion Charge Characteristics and Inversion Charge Loss for InGaAs Negative-Capacitance Double-Gate FinFETs Considering Quantum Capacitance. *Huang, S.*, +, *JEDS 2020 105-109*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*
Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*
Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*
Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*
Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings. *Yang, T.*, +, *JEDS 2020 857-863*

A

Adders
An Improved iMemComp OR Gate and its Applications in Logic Circuits. *Wei, F.*, +, *JEDS 2020 57-61*
Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*
Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. *Zanotti, T.*, +, *JEDS 2020 757-764*
Alumina
Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*
Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*
Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*
Aluminum
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors. *Rajshekar, K.*, +, *JEDS 2020 948-958*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*
Aluminum compounds
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N$/AlN/SiC Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*
Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*
Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*
Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*
Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*
Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*
Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*
High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*
High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*
Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*
$In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*
Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*
Aluminum gallium nitride
Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*
Amorphous semiconductors
Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*
Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*
Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*
Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
Analog integrated circuits
An Enhanced Floating Gate Memory for the Online Training of Analog Neural Networks. *Gan, L.*, +, *JEDS 2020 84-91*

Annealing
Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*
Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter. *Sung, P.*, +, *JEDS 2020 474-480*
Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*
Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*
Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*
Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*
Anodes
Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode. *Mindil, A.*, +, *JEDS 2020 1072-1075*
Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*
Antimony
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
Approximation theory
$1/f^{\gamma}$ Low Frequency Noise Model for Buried Channel MOSFET. *Shen, S.*, +, *JEDS 2020 126-133*
Arsenic
Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*
Atomic force microscopy
Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*
Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*
Atomic layer deposition
Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*
Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*
Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*
Auger effect
Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*
Auger electron spectra
Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*
Avalanche breakdown
1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*
Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Avalanche photodiodes
Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*

B

Backpropagation
Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*
Backward wave oscillators
Experimental Research of X-Band Dual-Frequency Coaxial Relativistic Backward Wave Oscillator. *Li, H.*, +, *JEDS 2020 911-916*
Ballistic transport
A Compact Model of MoS_2 Field-Effect Transistors From Drift-Diffusion to Ballistic Carrier Transport Regimes. *Zeng, J.*, +, *JEDS 2020 285-290*
Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Bending
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
BIMOS integrated circuits
Realization of an IGBT Gate Driver With Dualphase Turn-On/Off Gate Control. *Chen, Y.*, +, *JEDS 2020 1089-1095*
Bipolar transistors
A Novel Low Dynamic Resistance Dual-Directional SCR With High Holding Voltage for 12 V Applications. *Do, K.*, +, *JEDS 2020 635-639*
Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*
Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*
Bootstrap circuits
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
Bridge circuits
An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*
Brightness
A Temperature Compensation Method by Adjusting Gamma Voltages for High Luminance Uniformity of Active Matrix Organic Light-Emitting Diode Displays. *Na, J.*, +, *JEDS 2020 1-8*
Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection. *Fan, R.*, +, *JEDS 2020 626-634*
Buffer layers
Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*
Buried layers
Unified Analytical Model for SOI LDMOS With Electric Field Modulation. *Duan, B.*, +, *JEDS 2020 686-694*

C

Cache storage
Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*
Calibration
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*
Capacitance
Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*

Capacitors
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*
Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*
Photo-Controlled Quantum Capacitors in Gated Graphene-Insulator-Graphene for Terahertz Frequency and Phase Modulations. *Li, J.*, +, *JEDS 2020 490-498*
Carrier density
A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*
Carrier mobility
A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*
Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*
Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*
Cathodes
Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode. *Mindil, A.*, +, *JEDS 2020 1072-1075*
Charge exchange
Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*
Charge storage diodes
Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*
Chemical vapor deposition
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*
Chip scale packaging
Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*
Circuit optimization
A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond. *Huo, Q.*, +, *JEDS 2020 295-301*
An Improved iMemComp OR Gate and its Applications in Logic Circuits. *Wei, F.*, +, *JEDS 2020 57-61*
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*
Circuit simulation
Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*
Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs. *Trommer, J.*, +, *JEDS 2020 740-747*
Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset. *Pown, M.*, +, *JEDS 2020 1397-1403*
Circuit synthesis
Foreword. *Iniguez, B.*, +, *JEDS 2020 373-375*
Clocks
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*
CMOS analog integrated circuits
Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management. *Li, C.*, +, *JEDS 2020 1242-1248*
CMOS image sensors
Analytical Modeling of Exposure Process in Pinned Photodiode CMOS Image Sensors. *Gao, J.*, +, *JEDS 2020 1063-1071*
Performance and Reliability Degradation of CMOS Image Sensors in Back-Side Illuminated Configuration. *Vici, A.*, +, *JEDS 2020 765-772*
CMOS integrated circuits
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*
3D TCAD Analysis Enabling ESD Layout Design Optimization. *Pan, Z.*, +, *JEDS 2020 1289-1296*
A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC. *Mariappan, S.*, +, *JEDS 2020 1210-1218*
Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures. *Patra, B.*, +, *JEDS 2020 448-456*
Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature. *Lu, T.*, +, *JEDS 2020 897-904*
Characterization and Modeling of Mismatch in Cryo-CMOS. *T Hart, P.A.*, +, *JEDS 2020 263-273*
Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*
Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS. *Jha, C.K.*, +, *JEDS 2020 1184-1192*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter. *Sung, P.*, +, *JEDS 2020 474-480*
Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*
Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*
On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs. *Cheng, C.*, +, *JEDS 2020 565-571*
Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs. *Beckers, A.*, +, *JEDS 2020 780-788*
Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*
Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures. *T Hart, P.A.*, +, *JEDS 2020 797-806*
CMOS logic circuits
Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*
Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs. *Trommer, J.*, +, *JEDS 2020 740-747*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors. *Garg, S.*, +, *JEDS 2020 1001-1009*
Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*

CMOS memory circuits
Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*
Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*
Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*
Compensation
A Temperature Compensation Method by Adjusting Gamma Voltages for High Luminance Uniformity of Active Matrix Organic Light-Emitting Diode Displays. *Na, J.*, +, *JEDS 2020 1-8*
Decreased Motion Blur in Large-Size, Organic, Light-Emitting Device Panels Due to Integrated Gate Driver Circuits With a Moving-Picture Response-Time-Reduction Method. *Shin, H.J.*, +, *JEDS 2020 326-330*
Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection. *Fan, R.*, +, *JEDS 2020 626-634*
Constant current sources
A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC. *Mariappan, S.*, +, *JEDS 2020 1210-1218*
Contact resistance
A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*
Copper
Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*
Copper compounds
Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*
Core-shell nanostructures
Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*
Correlation methods
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*
Cryogenic electronics
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*
Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures. *Patra, B.*, +, *JEDS 2020 448-456*
Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature. *Lu, T.*, +, *JEDS 2020 897-904*
Characterization and Modeling of Mismatch in Cryo-CMOS. *T Hart, P.A.*, +, *JEDS 2020 263-273*
Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*
Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*
Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs. *Beckers, A.*, +, *JEDS 2020 780-788*
Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit. *Nyssens, L.*, +, *JEDS 2020 789-796*
Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures. *T Hart, P.A.*, +, *JEDS 2020 797-806*
Cryptography
A Unified Memory and Hardware Security Module Based on the Adjustable Switching Window of Resistive Memory. *Lin, B.*, +, *JEDS 2020 1257-1265*
Crystallization
Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*
Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*
Current density
A Novel Shielded IGBT (SIGBT) With Integrated Diodes. *Chen, R.*, +, *JEDS 2020 594-599*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
Analysis of Switching Under Fixed Voltage and Fixed Current in Perpendicular STT-MRAM. *Fiorentini, S.*, +, *JEDS 2020 1249-1256*
Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*
Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*
Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*
Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current. *Chen, R.*, +, *JEDS 2020 195-199*

D

Deep levels
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Defect states
Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors. *Rajshekar, K.*, +, *JEDS 2020 948-958*
Density functional theory
Compact Modeling of Multi-Layered MoS_2 FETs Including Negative Capacitance Effect. *Nandan, K.*, +, *JEDS 2020 1177-1183*
Detectors
Erratum to "Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents" [Jan 20 92-98]. *Huang, C.*, +, *JEDS 2020 170*
Diamond
Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*
Dielectric devices
Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*
Dielectric materials
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*
Differential amplifiers
Charge-Based Compact Modeling of Capacitances in Staggered Multi-Finger OTFTs. *Leise, J.*, +, *JEDS 2020 396-406*
Diffusion
A Compact Model of MoS_2 Field-Effect Transistors From Drift-Diffusion to Ballistic Carrier Transport Regimes. *Zeng, J.*, +, *JEDS 2020 285-290*
Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory. *Shen, X.*, +, *JEDS 2020 1021-1024*
Diffusion barriers
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Dissociation energies
Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*

Doping profiles
An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method. *Yang, K.*, +, *JEDS 2020 49-56*
An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC. *Isukapati, S.B.*, +, *JEDS 2020 176-181*
Effective Concentration Profile: A Novel 1-D Analysis of the Variation of Lateral Thickness (VLT) Lateral Power Devices. *Zhang, J.*, +, *JEDS 2020 256-262*
Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*
Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*
Parameter Extraction for the PSPHV LDMOS Transistor Model. *Xia, K.*, +, *JEDS 2020 813-824*
Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*
Driver circuits
Decreased Motion Blur in Large-Size, Organic, Light-Emitting Device Panels Due to Integrated Gate Driver Circuits With a Moving-Picture Response-Time-Reduction Method. *Shin, H.J.*, +, *JEDS 2020 326-330*
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Realization of an IGBT Gate Driver With Dualphase Turn-On/Off Gate Control. *Chen, Y.*, +, *JEDS 2020 1089-1095*

E

Edge dislocations
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Effective mass
Compact Modeling of Multi-Layered MoS_2 FETs Including Negative Capacitance Effect. *Nandan, K.*, +, *JEDS 2020 1177-1183*
Electric admittance
Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*
Electric breakdown
Performance and Reliability Degradation of CMOS Image Sensors in Back-Side Illuminated Configuration. *Vici, A.*, +, *JEDS 2020 765-772*
Electric charge
Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*
Electric current
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
Electric fields
An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC. *Isukapati, S.B.*, +, *JEDS 2020 176-181*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*
Unified Analytical Model for SOI LDMOS With Electric Field Modulation. *Duan, B.*, +, *JEDS 2020 686-694*
Electric potential
Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current. *Chen, R.*, +, *JEDS 2020 195-199*
Electric sensing devices
Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*
Electric variables control
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
Electrical conductivity
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
Electrical contacts
1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
Electrical engineering
Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*
Electrical engineering computing
Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model. *Lu, H.*, +, *JEDS 2020 554-558*
Electrical resistivity
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
Electrodes
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*
Electron capture
Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K. *Wang, Y.*, +, *JEDS 2020 850-856*
Electron density
Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. *Rhee, S.*, +, *JEDS 2020 213-222*
Electron devices
Foreword Special Issue From the Selected Extended Papers Presented at EDTM 2020. *Saha, S.K.*, +, *JEDS 2020 1105-1110*
Guest Editorial. *Knoch, J.*, +, *JEDS 2020 738-739*
Introduction to the Special Section on the 2019 IEEE S3S Conference. *Khakifirooz, A.*, +, *JEDS 2020 644-645*
Electron mobility
Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications. *Saadat, A.*, +, *JEDS 2020 711-715*
Electron traps
A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*
Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*
Electron-hole recombination
An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*
Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*
Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*

Electronic density of states
Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors. *Rajshekar, K.*, +, *JEDS 2020 948-958*
The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*
Electronic engineering computing
An Enhanced Floating Gate Memory for the Online Training of Analog Neural Networks. *Gan, L.*, +, *JEDS 2020 84-91*
Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. *Zanotti, T.*, +, *JEDS 2020 757-764*
TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*
Electrostatic discharge
3D TCAD Analysis Enabling ESD Layout Design Optimization. *Pan, Z.*, +, *JEDS 2020 1289-1296*
A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond. *Huo, Q.*, +, *JEDS 2020 295-301*
A Novel Low Dynamic Resistance Dual-Directional SCR With High Holding Voltage for 12 V Applications. *Do, K.*, +, *JEDS 2020 635-639*
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side. *Chen, H.*, +, *JEDS 2020 864-872*
Pad-Based CDM ESD Protection Methods Are Faulty. *Di, M.*, +, *JEDS 2020 1297-1304*
Electrostatics
Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*
Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node. *Du, Y.*, +, *JEDS 2020 1039-1042*
Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*
High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
Elemental semiconductors
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*
Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*
Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature. *Lu, T.*, +, *JEDS 2020 897-904*
Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*
Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*
Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*
Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*
Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*
High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory. *Shen, X.*, +, *JEDS 2020 1021-1024*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor. *Ma, W.C.*, +, *JEDS 2020 724-730*
Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*
Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*
MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*
Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*
Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*
Physical Mechanisms of Reverse DIBL and NDR in FeFETs With Steep Subthreshold Swing. *Jin, C.*, +, *JEDS 2020 429-434*
Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*
Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices. *Li, J.*, +, *JEDS 2020 350-357*
Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*
Energy gap
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
Energy harvesting
An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*
Epitaxial growth
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*
Epitaxial layers
Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*
Equivalent circuits
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*

Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*

The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*

Error statistics

A Unified Memory and Hardware Security Module Based on the Adjustable Switching Window of Resistive Memory. *Lin, B.*, +, *JEDS 2020 1257-1265*

Etching

Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*

$In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_t and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*

Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*

MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*

Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*

F

Fabrication

Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*

Failure analysis

A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication. *Vincent, B.*, +, *JEDS 2020 668-673*

Energy-Delay Sensitivity Analysis of a Nanoelectromechanical Relay With the Negative Capacitance of a Ferroelectric Capacitor. *Yoon, C.*, +, *JEDS 2020 365-372*

Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Feature extraction

Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model. *Lu, H.*, +, *JEDS 2020 554-558*

Fermi level

Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*

Ferroelectric capacitors

Dual-Storage-Port Nonvolatile SRAM Based on Back-End-of-the-Line Processed $Hf_{0.5}Zr_{0.5}O_2$ Ferroelectric Capacitors Towards 3D Selector-Free Cross-Point Memory. *Jiang, H.*, +, *JEDS 2020 935-938*

Energy-Delay Sensitivity Analysis of a Nanoelectromechanical Relay With the Negative Capacitance of a Ferroelectric Capacitor. *Yoon, C.*, +, *JEDS 2020 365-372*

Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application. *Liu, W.*, +, *JEDS 2020 1076-1081*

Ferroelectric devices

Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter. *Sung, P.*, +, *JEDS 2020 474-480*

Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*

The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

Ferroelectric materials

Device Design Guideline for HfO_2-Based Ferroelectric-Gated Nanoelectromechanical System. *Yoon, C.*, +, *JEDS 2020 608-613*

Ferroelectric storage

Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*

Device Design Guideline for HfO_2-Based Ferroelectric-Gated Nanoelectromechanical System. *Yoon, C.*, +, *JEDS 2020 608-613*

Dual-Storage-Port Nonvolatile SRAM Based on Back-End-of-the-Line Processed $Hf_{0.5}Zr_{0.5}O_2$ Ferroelectric Capacitors Towards 3D Selector-Free Cross-Point Memory. *Jiang, H.*, +, *JEDS 2020 935-938*

Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application. *Liu, W.*, +, *JEDS 2020 1076-1081*

The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

Ferroelectric switching

The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

Ferromagnetic materials

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Field effect MIMIC

28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*

Field effect MMIC

Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*

Field effect transistors

A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication. *Vincent, B.*, +, *JEDS 2020 668-673*

A Compact Model of MoS_2 Field-Effect Transistors From Drift-Diffusion to Ballistic Carrier Transport Regimes. *Zeng, J.*, +, *JEDS 2020 285-290*

A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET. *You, W.*, +, *JEDS 2020 171-175*

Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*

Compact Modeling of Multi-Layered MoS_2 FETs Including Negative Capacitance Effect. *Nandan, K.*, +, *JEDS 2020 1177-1183*

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS. *Jha, C.K.*, +, *JEDS 2020 1184-1192*

Effect of Substrate Choice on Transient Performance of Lateral GaN FETs. *Hontz, M.R.*, +, *JEDS 2020 331-335*

Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter. *Sung, P.*, +, *JEDS 2020 474-480*

Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application. *Liu, W.*, +, *JEDS 2020 1076-1081*

Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*

NCFET-Based 6-T SRAM: Yield Estimation Based on Variation-Aware Sensitivity. *Hong, Y.*, +, *JEDS 2020 182-188*

Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*
Physical Mechanisms of Reverse DIBL and NDR in FeFETs With Steep Subthreshold Swing. *Jin, C.*, +, *JEDS 2020 429-434*
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*
The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

FinFETs
Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*

Finite difference time-domain analysis
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*
Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*

Finite element analysis
Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Finite volume methods
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Flash memories
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*
First Evidence of Temporary Read Errors in TLC 3D-NAND Flash Memories Exiting From an Idle State. *Zambelli, C.*, +, *JEDS 2020 99-104*
Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory. *Shen, X.*, +, *JEDS 2020 1021-1024*
Impact of Cycling Induced Intercell Trapped Charge on Retention Charge Loss in 3-D NAND Flash Memory. *Jia, X.*, +, *JEDS 2020 62-66*

Flat panel displays
Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Flexible electronics
Advances in Compact Modeling of Organic Field-Effect Transistors. *Jung, S.*, +, *JEDS 2020 1404-1415*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Printable Low Power Organic Transistor Technology for Customizable Hybrid Integration Towards Internet of Everything. *Huang, Y.*, +, *JEDS 2020 1219-1226*

Flip-flops
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Frequency dividers
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Frequency modulation
Photo-Controlled Quantum Capacitors in Gated Graphene-Insulator-Graphene for Terahertz Frequency and Phase Modulations. *Li, J.*, +, *JEDS 2020 490-498*

Frequency response
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

G

Gallium arsenide
1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Erratum to "Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents" [Jan 20 92-98]. *Huang, C.*, +, *JEDS 2020 170*
Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
$In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*
Investigation of Inversion Charge Characteristics and Inversion Charge Loss for InGaAs Negative-Capacitance Double-Gate FinFETs Considering Quantum Capacitance. *Huang, S.*, +, *JEDS 2020 105-109*
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*

Gallium compounds
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N$/AlN/SiC Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*
Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*
Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*
Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K. *Wang, Y.*, +, *JEDS 2020 850-856*
Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*
Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*
Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*
Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*
Effect of Substrate Choice on Transient Performance of Lateral GaN FETs. *Hontz, M.R.*, +, *JEDS 2020 331-335*
Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*
High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*
$In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*
Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*
Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*
Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*
Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*
TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*
Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*
Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings. *Yang, T.*, +, *JEDS 2020 857-863*

Gamma-ray effects
Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*

Gas sensors
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Ge-Si alloys
Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*
Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*

Germanium
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*
Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*
Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices. *Li, J.*, +, *JEDS 2020 350-357*

Germanium compounds
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*

Glass
Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Gold
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Grain boundaries
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*

Grain size
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*

Graphene
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*
Photo-Controlled Quantum Capacitors in Gated Graphene-Insulator-Graphene for Terahertz Frequency and Phase Modulations. *Li, J.*, +, *JEDS 2020 490-498*

Graphene devices
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*

Grinding
Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Gunn diodes
Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode. *Mindil, A.*, +, *JEDS 2020 1072-1075*
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

Gunn oscillators
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

H

Hafnium
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*

Hafnium compounds
Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*
Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
Dual-Storage-Port Nonvolatile SRAM Based on Back-End-of-the-Line Processed $Hf_{0.5}Zr_{0.5}O_2$ Ferroelectric Capacitors Towards 3D Selector-Free Cross-Point Memory. *Jiang, H.*, +, *JEDS 2020 935-938*
Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application. *Liu, W.*, +, *JEDS 2020 1076-1081*
Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*

Hall effect
Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*

Hanle effect
Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Hardware description languages
VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction. *Kuthe, P.*, +, *JEDS 2020 1416-1423*

Hazards
Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Heat sinks
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

HEMTs
Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*

Heterojunction bipolar transistors
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*

High electron mobility transistors
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*
Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*
Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K. *Wang, Y.*, +, *JEDS 2020 850-856*
Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*
Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*
High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*
High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
$In_{0.53}Ga_{0.47}As/InAs$ Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*
Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*
Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

High-k dielectric thin films
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*
High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*
On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs. *Cheng, C.*, +, *JEDS 2020 565-571*
Study on the IGBT Using a Deep Trench Filled With SiO_2 and High-k Dielectric Film. *Chen, W.*, +, *JEDS 2020 1025-1030*

Hole density
The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

Hole mobility
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*

Hole traps
A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*

Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs. *Choudhury, N.*, +, *JEDS 2020 1281-1288*
Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*

Hot carriers
Analysis on Temperature Dependence of Hot Carrier Degradation by Mechanism Separation. *Kim, J.*, +, *JEDS 2020 321-325*
Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node. *Du, Y.*, +, *JEDS 2020 1039-1042*
Modeling of HCD Kinetics Under Full $V_G - V_D$ Space, Different Experimental Conditions and Across Different Device Architectures. *Sharma, U.*, +, *JEDS 2020 1354-1362*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*

Hydrogen
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*

I

IEEE publishing
Golden List of Reviewers for 2020. *JEDS 2020 1424-1431*

Image coding
A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Image sensors
A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Impact ionization
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*
Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*

Indium compounds
Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*
Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*
$In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*
Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*
Investigation of Inversion Charge Characteristics and Inversion Charge Loss for InGaAs Negative-Capacitance Double-Gate FinFETs Considering Quantum Capacitance. *Huang, S.*, +, *JEDS 2020 105-109*
Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*
Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*
Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*

Inductors
A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC. *Mariappan, S.*, +, *JEDS 2020 1210-1218*
Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Ink jet printing
Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*

Insulated gate bipolar transistors
A Novel Shielded IGBT (SIGBT) With Integrated Diodes. *Chen, R.*, +, *JEDS 2020 594-599*
Compact Modeling of IGBT Charging/Discharging for Accurate Switching Prediction. *Miyaoku, Y.*, +, *JEDS 2020 1373-1380*
Low Turn-Off Loss 4H-SiC Insulated Gate Bipolar Transistor With a Trench Heterojunction Collector. *Wang, Y.*, +, *JEDS 2020 1010-1015*
Realization of an IGBT Gate Driver With Dualphase Turn-On/Off Gate Control. *Chen, Y.*, +, *JEDS 2020 1089-1095*
Simulation Study on Dynamic and Static Characteristics of Novel SiC Gate-Controlled Bipolar-Field-Effect Composite Transistor. *Zhang, Y.*, +, *JEDS 2020 1082-1088*
Study on the IGBT Using a Deep Trench Filled With SiO_2 and High-k Dielectric Film. *Chen, W.*, +, *JEDS 2020 1025-1030*
Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current. *Chen, R.*, +, *JEDS 2020 195-199*

Insulation
Photo-Controlled Quantum Capacitors in Gated Graphene-Insulator-Graphene for Terahertz Frequency and Phase Modulations. *Li, J.*, +, *JEDS 2020 490-498*

Integrated circuit design
3D TCAD Analysis Enabling ESD Layout Design Optimization. *Pan, Z.*, +, *JEDS 2020 1289-1296*
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
Pad-Based CDM ESD Protection Methods Are Faulty. *Di, M.*, +, *JEDS 2020 1297-1304*
Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*
Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management. *Li, C.*, +, *JEDS 2020 1242-1248*

Integrated circuit interconnections
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Integrated circuit layout

3D TCAD Analysis Enabling ESD Layout Design Optimization. *Pan, Z.*, +, *JEDS 2020 1289-1296*

Integrated circuit metallization

Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*

Integrated circuit modeling

Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures. *Patra, B.*, +, *JEDS 2020 448-456*

Foreword. *Iniguez, B.*, +, *JEDS 2020 373-375*

Foreword Special Issue on Compact Modeling of Semiconductor Devices. *Iniguez, B.*, +, *JEDS 2020 1350-1353*

Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*

Modeling of RRAM With Embedded Tunneling Barrier and Its Application in Logic in Memory. *Lee, J.*, +, *JEDS 2020 1390-1396*

Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*

Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management. *Li, C.*, +, *JEDS 2020 1242-1248*

Integrated circuit reliability

3D TCAD Analysis Enabling ESD Layout Design Optimization. *Pan, Z.*, +, *JEDS 2020 1289-1296*

First Evidence of Temporary Read Errors in TLC 3D-NAND Flash Memories Exiting From an Idle State. *Zambelli, C.*, +, *JEDS 2020 99-104*

Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*

Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*

Pad-Based CDM ESD Protection Methods Are Faulty. *Di, M.*, +, *JEDS 2020 1297-1304*

Performance and Reliability Degradation of CMOS Image Sensors in Back-Side Illuminated Configuration. *Vici, A.*, +, *JEDS 2020 765-772*

Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*

Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. *Zanotti, T.*, +, *JEDS 2020 757-764*

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Integrated circuit testing

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Integrated circuits

Printable Low Power Organic Transistor Technology for Customizable Hybrid Integration Towards Internet of Everything. *Huang, Y.*, +, *JEDS 2020 1219-1226*

Integrated memory circuits

An Enhanced Floating Gate Memory for the Online Training of Analog Neural Networks. *Gan, L.*, +, *JEDS 2020 84-91*

Interface states

Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*

Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*

High-k HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*

Impact of Cycling Induced Intercell Trapped Charge on Retention Charge Loss in 3-D NAND Flash Memory. *Jia, X.*, +, *JEDS 2020 62-66*

Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*

Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*

Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices. *Li, J.*, +, *JEDS 2020 350-357*

Inverters

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter. *Sung, P.*, +, *JEDS 2020 474-480*

Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*

Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*

Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*

Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*

Ion implantation

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*

Ionization

Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*

Iron

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Isolation technology

Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*

Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current. *Chen, R.*, +, *JEDS 2020 195-199*

Iterative methods

A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*

J

Junction gate field effect transistors

Different JFET Designs on Conduction and Short-Circuit Capability for 3.3 kV Planar-Gate Silicon Carbide MOSFETs. *Chen, X.*, +, *JEDS 2020 841-845*

Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*

Junctionless nanowire transistors

Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS. *Jha, C.K.*, +, *JEDS 2020 1184-1192*

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect. *Rassekh, A.*, +, *JEDS 2020 939-947*

Using the MSET Device to Counteract Power-Analysis Attacks. *Peled, A.*, +, *JEDS 2020 1328-1334*

L

Large screen displays
Decreased Motion Blur in Large-Size, Organic, Light-Emitting Device Panels Due to Integrated Gate Driver Circuits With a Moving-Picture Response-Time-Reduction Method. *Shin, H.J.*, +, *JEDS 2020 326-330*

Laser beam annealing
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

Laser materials processing
Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*
Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Leakage currents
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor. *Liu, X.*, +, *JEDS 2020 976-980*
Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications. *Saadat, A.*, +, *JEDS 2020 711-715*
Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*
Modeling of RRAM With Embedded Tunneling Barrier and Its Application in Logic in Memory. *Lee, J.*, +, *JEDS 2020 1390-1396*
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*
Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors. *Garg, S.*, +, *JEDS 2020 1001-1009*
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*
Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*

Learning (artificial intelligence)
Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*
TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*

LED displays
A Temperature Compensation Method by Adjusting Gamma Voltages for High Luminance Uniformity of Active Matrix Organic Light-Emitting Diode Displays. *Na, J.*, +, *JEDS 2020 1-8*
Decreased Motion Blur in Large-Size, Organic, Light-Emitting Device Panels Due to Integrated Gate Driver Circuits With a Moving-Picture Response-Time-Reduction Method. *Shin, H.J.*, +, *JEDS 2020 326-330*
Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection. *Fan, R.*, +, *JEDS 2020 626-634*
Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Life testing
Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Light emitting diodes
Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model. *Lu, H.*, +, *JEDS 2020 554-558*
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Light scattering
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*

Light sources
MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Linearity
Erratum to "Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents" [Jan 20 92-98]. *Huang, C.*, +, *JEDS 2020 170*

Liquid crystal displays
Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*
Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*
Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Log normal distribution
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*

Logic design
An Improved iMemComp OR Gate and its Applications in Logic Circuits. *Wei, F.*, +, *JEDS 2020 57-61*
Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs. *Trommer, J.*, +, *JEDS 2020 740-747*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Logic gates
An Improved iMemComp OR Gate and its Applications in Logic Circuits. *Wei, F.*, +, *JEDS 2020 57-61*
Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*
Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors. *Garg, S.*, +, *JEDS 2020 1001-1009*

Low noise amplifiers
Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Low-k dielectric thin films
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*
Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*

Low-power electronics
A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC. *Mariappan, S.*, +, *JEDS 2020 1210-1218*

A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*
Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications. *Saadat, A.*, +, *JEDS 2020 711-715*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node. *Du, Y.*, +, *JEDS 2020 1039-1042*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
Generation of STDP With Non-Volatile Tunnel-FET Memory for Large-Scale and Low-Power Spiking Neural Networks. *Kino, H.*, +, *JEDS 2020 1266-1271*
Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor. *Ma, W.C.*, +, *JEDS 2020 724-730*
Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs. *Trommer, J.*, +, *JEDS 2020 740-747*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*
Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*
Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*
Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. *Zanotti, T.*, +, *JEDS 2020 757-764*
Using the MSET Device to Counteract Power-Analysis Attacks. *Peled, A.*, +, *JEDS 2020 1328-1334*

Lumped parameter networks
Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*

M

Magnesium compounds
Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Magnetic anisotropy
Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*

Magnetic multilayers
Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Magnetic switching
Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*

Magnetic tunneling
Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*
Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*

Magnetization
Analysis of Switching Under Fixed Voltage and Fixed Current in Perpendicular STT-MRAM. *Fiorentini, S.*, +, *JEDS 2020 1249-1256*

Magnetoelectronics
Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*
Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*

Masks
A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Mathematical model
A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*
Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*

Matrix algebra
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*

Mechanical engineering
Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*

Meetings
Foreword Special Issue From the Selected Extended Papers Presented at EDTM 2020. *Saha, S.K.*, +, *JEDS 2020 1105-1110*
Guest Editorial. *Knoch, J.*, +, *JEDS 2020 738-739*
Introduction to the Special Section on the 2019 IEEE S3S Conference. *Khakifirooz, A.*, +, *JEDS 2020 644-645*

Memory architecture
Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. *Zanotti, T.*, +, *JEDS 2020 757-764*

Memristor circuits
An Improved iMemComp OR Gate and its Applications in Logic Circuits. *Wei, F.*, +, *JEDS 2020 57-61*
Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*
Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*

Memristors
Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*

Metallization
Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Microdisplays
Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Microfabrication
MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Micromechanical devices
MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Microwave amplifiers
Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Microwave field effect transistors
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*

Microwave generation
Experimental Research of X-Band Dual-Frequency Coaxial Relativistic Backward Wave Oscillator. *Li, H.*, +, *JEDS 2020 911-916*

Microwave oscillators
Experimental Research of X-Band Dual-Frequency Coaxial Relativistic Backward Wave Oscillator. *Li, H.*, +, *JEDS 2020 911-916*

Microwave switches
Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*
Millimeter wave field effect transistors
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*
High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*
Millimeter wave transistors
Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*
Milling
Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*
MIM devices
Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*
MIS devices
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*
Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*
Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. *Rhee, S.*, +, *JEDS 2020 213-222*
High-k HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
Mixed analog digital integrated circuits
Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs. *Trommer, J.*, +, *JEDS 2020 740-747*
MOCVD
High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*
Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*
MODFETs
Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*
Molybdenum compounds
A Compact Model of MoS_2 Field-Effect Transistors From Drift-Diffusion to Ballistic Carrier Transport Regimes. *Zeng, J.*, +, *JEDS 2020 285-290*
Compact Modeling of Multi-Layered MoS_2 FETs Including Negative Capacitance Effect. *Nandan, K.*, +, *JEDS 2020 1177-1183*
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*
Monte Carlo methods
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode. *Mindil, A.*, +, *JEDS 2020 1072-1075*
Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*
Reset Variability in Backfilled Resistive Random Access Memory and Its Correlation to Low Frequency Noise in Read. *Kao, Y.*, +, *JEDS 2020 465-473*
MOS-controlled thyristors
Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*
Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*
MOSFET
1/f^{γ} Low Frequency Noise Model for Buried Channel MOSFET. *Shen, S.*, +, *JEDS 2020 126-133*
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond. *Huo, Q.*, +, *JEDS 2020 295-301*
A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor. *Liu, X.*, +, *JEDS 2020 976-980*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method. *Yang, K.*, +, *JEDS 2020 49-56*
Analysis on Temperature Dependence of Hot Carrier Degradation by Mechanism Separation. *Kim, J.*, +, *JEDS 2020 321-325*
Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications. *Saadat, A.*, +, *JEDS 2020 711-715*
Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature. *Lu, T.*, +, *JEDS 2020 897-904*
Characterization and Modeling of Mismatch in Cryo-CMOS. *T Hart, P.A.*, +, *JEDS 2020 263-273*
Compact Modeling of Multi-Gate MOSFETs for High-Power Applications. *Herrera, F.A.*, +, *JEDS 2020 1381-1389*
Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*
DC and 28 GHz Reliability of a SOI FET Technology. *Gutierrez-D., E.A.*, +, *JEDS 2020 385-390*
Different JFET Designs on Conduction and Short-Circuit Capability for 3.3 kV Planar-Gate Silicon Carbide MOSFETs. *Chen, X.*, +, *JEDS 2020 841-845*
Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node. *Du, Y.*, +, *JEDS 2020 1039-1042*
Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*
Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*
Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. *Rhee, S.*, +, *JEDS 2020 213-222*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*
Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Investigation of Inversion Charge Characteristics and Inversion Charge Loss for InGaAs Negative-Capacitance Double-Gate FinFETs Considering Quantum Capacitance. *Huang, S.*, +, *JEDS 2020 105-109*

Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*
Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs. *Choudhury, N.*, +, *JEDS 2020 1281-1288*
Modeling of HCD Kinetics Under Full $V_G - V_D$ Space, Different Experimental Conditions and Across Different Device Architectures. *Sharma, U.*, +, *JEDS 2020 1354-1362*
On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs. *Cheng, C.*, +, *JEDS 2020 565-571*
Physical Mechanisms of Reverse DIBL and NDR in FeFETs With Steep Subthreshold Swing. *Jin, C.*, +, *JEDS 2020 429-434*
Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs. *Beckers, A.*, +, *JEDS 2020 780-788*
Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit. *Nyssens, L.*, +, *JEDS 2020 789-796*
SiC Planar MOSFETs With Built-In Reverse MOS-Channel Diode for Enhanced Performance. *Zhou, X.*, +, *JEDS 2020 619-625*
Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*
Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices. *Li, J.*, +, *JEDS 2020 350-357*
Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*
Unified Analytical Model for SOI LDMOS With Electric Field Modulation. *Duan, B.*, +, *JEDS 2020 686-694*

MRAM devices
Analysis of Switching Under Fixed Voltage and Fixed Current in Perpendicular STT-MRAM. *Fiorentini, S.*, +, *JEDS 2020 1249-1256*
Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*
Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*

Multilayers
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Multivalued logic circuits
Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*

N

NAND circuits
Analysis and Optimization of Threshold Voltage Variability by Polysilicon Grain Size Simulation in 3D NAND Flash Memory. *Yang, T.*, +, *JEDS 2020 140-144*
First Evidence of Temporary Read Errors in TLC 3D-NAND Flash Memories Exiting From an Idle State. *Zambelli, C.*, +, *JEDS 2020 99-104*
Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory. *Shen, X.*, +, *JEDS 2020 1021-1024*
Impact of Cycling Induced Intercell Trapped Charge on Retention Charge Loss in 3-D NAND Flash Memory. *Jia, X.*, +, *JEDS 2020 62-66*

Nanoelectromechanical devices
Device Design Guideline for HfO_2-Based Ferroelectric-Gated Nanoelectromechanical System. *Yoon, C.*, +, *JEDS 2020 608-613*
Energy-Delay Sensitivity Analysis of a Nanoelectromechanical Relay With the Negative Capacitance of a Ferroelectric Capacitor. *Yoon, C.*, +, *JEDS 2020 365-372*

Nanoelectronics
Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures. *T Hart, P.A.*, +, *JEDS 2020 797-806*

Nanoribbons
Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*

Nanostructured materials
Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*

Nanotube devices
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*

Nanowires
A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication. *Vincent, B.*, +, *JEDS 2020 668-673*
Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*
GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*

Narrow band gap semiconductors
The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

Negative bias temperature instability
Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs. *Choudhury, N.*, +, *JEDS 2020 1281-1288*
Performance and Reliability Degradation of CMOS Image Sensors in Back-Side Illuminated Configuration. *Vici, A.*, +, *JEDS 2020 765-772*
Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*

Negative resistance
Origin of the Negative Differential Resistance in the Output Characteristics of a Picene-Based Thin-Film Transistor. *Ros, E.*, +, *JEDS 2020 391-395*

Neural chips
Generation of STDP With Non-Volatile Tunnel-FET Memory for Large-Scale and Low-Power Spiking Neural Networks. *Kino, H.*, +, *JEDS 2020 1266-1271*

Neural networks
A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*
An Enhanced Floating Gate Memory for the Online Training of Analog Neural Networks. *Gan, L.*, +, *JEDS 2020 84-91*
Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*
Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*

Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*

Neuromorphic engineering

Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*

Nickel

Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*

Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*

Nickel compounds

Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices. *Li, J.*, +, *JEDS 2020 350-357*

Numerical analysis

Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*

O

Object recognition

Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*

Ohmic contacts

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

Operational amplifiers

Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*

Optical delay lines

Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection. *Fan, R.*, +, *JEDS 2020 626-634*

Optical images

Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*

Optical sensors

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*

Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*

Optimization

Effective Concentration Profile: A Novel 1-D Analysis of the Variation of Lateral Thickness (VLT) Lateral Power Devices. *Zhang, J.*, +, *JEDS 2020 256-262*

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection. *Fan, R.*, +, *JEDS 2020 626-634*

Organic compounds

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Organic field effect transistors

Advances in Compact Modeling of Organic Field-Effect Transistors. *Jung, S.*, +, *JEDS 2020 1404-1415*

Printable Low Power Organic Transistor Technology for Customizable Hybrid Integration Towards Internet of Everything. *Huang, Y.*, +, *JEDS 2020 1219-1226*

Organic light emitting diodes

A Temperature Compensation Method by Adjusting Gamma Voltages for High Luminance Uniformity of Active Matrix Organic Light-Emitting Diode Displays. *Na, J.*, +, *JEDS 2020 1-8*

Decreased Motion Blur in Large-Size, Organic, Light-Emitting Device Panels Due to Integrated Gate Driver Circuits With a Moving-Picture Response-Time-Reduction Method. *Shin, H.J.*, +, *JEDS 2020 326-330*

Luminance Compensation and Optimization to Delay OLED Degradation Based on Equivalent Lifetime Detection. *Fan, R.*, +, *JEDS 2020 626-634*

Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*

Organic semiconductors

A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*

Printable Low Power Organic Transistor Technology for Customizable Hybrid Integration Towards Internet of Everything. *Huang, Y.*, +, *JEDS 2020 1219-1226*

Oscillators

Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Oxidation

Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*

P

P-i-n diodes

Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*

Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*

P-n heterojunctions

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

P-n junctions

Analysis and Modeling of Lateral Power Devices With Stepped Drift Region Thickness via Effective Concentration Profile Concept. *Zhang, J.*, +, *JEDS 2020 20-26*

Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*

Particle swarm optimization

Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model. *Lu, H.*, +, *JEDS 2020 554-558*

Passivation

Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory. *Shen, X.*, +, *JEDS 2020 1021-1024*

Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Passive networks

Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures. *Patra, B.*, +, *JEDS 2020 448-456*

Periodica structures

Foreword. *Iniguez, B.*, +, *JEDS 2020 373-375*

Permittivity

Study on the IGBT Using a Deep Trench Filled With SiO_2 and High-k Dielectric Film. *Chen, W.*, +, *JEDS 2020 1025-1030*

Phase modulation
Photo-Controlled Quantum Capacitors in Gated Graphene-Insulator-Graphene for Terahertz Frequency and Phase Modulations. *Li, J.*, +, *JEDS 2020 490-498*
Phosphorus
3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
Photoconducting switches
1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*
Performance Modeling of Silicon Carbide Photoconductive Switches for High-Power and High-Frequency Applications. *Rakheja, S.*, +, *JEDS 2020 1118-1128*
Photoconductivity
Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*
Photodetectors
A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*
Photodiodes
Analytical Modeling of Exposure Process in Pinned Photodiode CMOS Image Sensors. *Gao, J.*, +, *JEDS 2020 1063-1071*
Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*
Photolithography
Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*
Photomultipliers
Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*
Photonics
Foreword Special Issue on Compact Modeling of Semiconductor Devices. *Iniguez, B.*, +, *JEDS 2020 1350-1353*
Photorefractive materials
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Photovoltaic effects
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Erratum to "Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents" [Jan 20 92-98]. *Huang, C.*, +, *JEDS 2020 170*
Piezoelectric devices
An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*
Piezoelectric materials
An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*
Piezoelectric transducers
An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*
Plasma deposition
Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*
Plasma materials processing
Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*
Plasmonics
Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*
Platinum
Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
Poisson equation
A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*
A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond. *Huo, Q.*, +, *JEDS 2020 295-301*
Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. *Rhee, S.*, +, *JEDS 2020 213-222*
Unified Analytical Model for SOI LDMOS With Electric Field Modulation. *Duan, B.*, +, *JEDS 2020 686-694*
Polymers
Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*
Poole-Frenkel effect
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Position sensitive particle detectors
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Power amplifiers
Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management. *Li, C.*, +, *JEDS 2020 1242-1248*
Power bipolar transistors
Simulation Study on Dynamic and Static Characteristics of Novel SiC Gate-Controlled Bipolar-Field-Effect Composite Transistor. *Zhang, Y.*, +, *JEDS 2020 1082-1088*
Power electronics
Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*
Power MOSFET
2.3 kV 4H-SiC Accumulation-Channel Split-Gate Planar Power MOSFETs With Reduced Gate Charge. *Agarwal, A.*, +, *JEDS 2020 499-504*
ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side. *Chen, H.*, +, *JEDS 2020 864-872*
Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*
Parameter Extraction for the PSPHV LDMOS Transistor Model. *Xia, K.*, +, *JEDS 2020 813-824*
Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect. *Yang, H.*, +, *JEDS 2020 1335-1338*
Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*
Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*
Power semiconductor devices
An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC. *Isukapati, S.B.*, +, *JEDS 2020 176-181*
Analysis and Modeling of Lateral Power Devices With Stepped Drift Region Thickness via Effective Concentration Profile Concept. *Zhang, J.*, +, *JEDS 2020 20-26*
Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*
Effective Concentration Profile: A Novel 1-D Analysis of the Variation of Lateral Thickness (VLT) Lateral Power Devices. *Zhang, J.*, +, *JEDS 2020 256-262*

Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design". *Akshay, K.*, +, *JEDS 2020 1315-1316*

Power semiconductor switches

1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*

Power transistors

Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*

Principal component analysis

TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*

Printed circuits

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Probability

A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication. *Vincent, B.*, +, *JEDS 2020 668-673*

Program compilers

VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction. *Kuthe, P.*, +, *JEDS 2020 1416-1423*

Pulse circuits

Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*

Pyrolysis

$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*

Q

Q factor

Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures. *Patra, B.*, +, *JEDS 2020 448-456*

Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Quantum well devices

A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*

R

Radiation hardening (electronics)

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*

Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset. *Pown, M.*, +, *JEDS 2020 1397-1403*

Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*

Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*

Radiofrequency integrated circuits

A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC. *Mariappan, S.*, +, *JEDS 2020 1210-1218*

Characterization and Analysis of On-Chip Microwave Passive Components at Cryogenic Temperatures. *Patra, B.*, +, *JEDS 2020 448-456*

Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*

Raman spectra

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Random number generation

A Unified Memory and Hardware Security Module Based on the Adjustable Switching Window of Resistive Memory. *Lin, B.*, +, *JEDS 2020 1257-1265*

Random-access storage

Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*

Dual-Storage-Port Nonvolatile SRAM Based on Back-End-of-the-Line Processed $Hf_{0.5}Zr_{0.5}O_2$ Ferroelectric Capacitors Towards 3D Selector-Free Cross-Point Memory. *Jiang, H.*, +, *JEDS 2020 935-938*

Generation of STDP With Non-Volatile Tunnel-FET Memory for Large-Scale and Low-Power Spiking Neural Networks. *Kino, H.*, +, *JEDS 2020 1266-1271*

Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure. *Yan, S.*, +, *JEDS 2020 589-593*

Reset Variability in Backfilled Resistive Random Access Memory and Its Correlation to Low Frequency Noise in Read. *Kao, Y.*, +, *JEDS 2020 465-473*

Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*

RC circuits

A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond. *Huo, Q.*, +, *JEDS 2020 295-301*

Rectification

An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*

Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*

Rectifiers

An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*

Rectifying circuits

An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*

Reflectivity

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Refractive index

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Regression analysis

Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors. *Kim, J.H.*, +, *JEDS 2020 1345-1349*

TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*

Relativistic electron beam tubes

Experimental Research of X-Band Dual-Frequency Coaxial Relativistic Backward Wave Oscillator. *Li, H.*, +, *JEDS 2020 911-916*

Relays

Energy-Delay Sensitivity Analysis of a Nanoelectromechanical Relay With the Negative Capacitance of a Ferroelectric Capacitor. *Yoon, C.*, +, *JEDS 2020 365-372*

Resistive RAM

An Improved iMemComp OR Gate and its Applications in Logic Circuits. *Wei, F.*, +, *JEDS 2020 57-61*

Current Pulses to Control the Conductance in RRAM Devices. *Garcia, H.*, +, *JEDS 2020 291-296*

Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*

Modeling of RRAM With Embedded Tunneling Barrier and Its Application in Logic in Memory. *Lee, J.*, +, *JEDS 2020 1390-1396*

Smart Logic-in-Memory Architecture for Low-Power Non-Von Neumann Computing. *Zanotti, T.*, +, *JEDS 2020 757-764*

Resistors
Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*
Resists
Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*

S

S-parameters
28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*
Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit. *Nyssens, L.*, +, *JEDS 2020 789-796*
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*
Sapphire
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*
Schottky barriers
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*
A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor. *Liu, X.*, +, *JEDS 2020 976-980*
Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*
Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices. *Li, J.*, +, *JEDS 2020 350-357*
Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings. *Yang, T.*, +, *JEDS 2020 857-863*
Schottky diodes
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*
Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*
Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*
TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*
Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*
Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings. *Yang, T.*, +, *JEDS 2020 857-863*
Schrodinger equation
Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*
Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. *Rhee, S.*, +, *JEDS 2020 213-222*
Semiconductor counters
Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents. *Huang, C.*, +, *JEDS 2020 92-98*
Semiconductor device breakdown
1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*
1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*
$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*
An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method. *Yang, K.*, +, *JEDS 2020 49-56*
Analysis and Modeling of Lateral Power Devices With Stepped Drift Region Thickness via Effective Concentration Profile Concept. *Zhang, J.*, +, *JEDS 2020 20-26*
Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*
Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*
Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*
Low Turn-Off Loss 4H-SiC Insulated Gate Bipolar Transistor With a Trench Heterojunction Collector. *Wang, Y.*, +, *JEDS 2020 1010-1015*
Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design". *Akshay, K.*, +, *JEDS 2020 1315-1316*
Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*
On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs. *Cheng, C.*, +, *JEDS 2020 565-571*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect. *Yang, H.*, +, *JEDS 2020 1335-1338*
Study on the IGBT Using a Deep Trench Filled With SiO_2 and High-k Dielectric Film. *Chen, W.*, +, *JEDS 2020 1025-1030*
Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*
Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*
Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current. *Chen, R.*, +, *JEDS 2020 195-199*
Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings. *Yang, T.*, +, *JEDS 2020 857-863*
Semiconductor device manufacture
Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*
Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*

Semiconductor device measurement

A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*

Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K. *Wang, Y.*, +, *JEDS 2020 850-856*

Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs. *Beckers, A.*, +, *JEDS 2020 780-788*

Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit. *Nyssens, L.*, +, *JEDS 2020 789-796*

Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*

Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*

Semiconductor device modeling

Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*

Semiconductor device models

$1/f^{\gamma}$ Low Frequency Noise Model for Buried Channel MOSFET. *Shen, S.*, +, *JEDS 2020 126-133*

28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*

A Compact Model of MoS_2 Field-Effect Transistors From Drift-Diffusion to Ballistic Carrier Transport Regimes. *Zeng, J.*, +, *JEDS 2020 285-290*

A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*

A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond. *Huo, Q.*, +, *JEDS 2020 295-301*

A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*

Advances in Compact Modeling of Organic Field-Effect Transistors. *Jung, S.*, +, *JEDS 2020 1404-1415*

An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method. *Yang, K.*, +, *JEDS 2020 49-56*

An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC. *Isukapati, S.B.*, +, *JEDS 2020 176-181*

Analysis and Modeling of Lateral Power Devices With Stepped Drift Region Thickness via Effective Concentration Profile Concept. *Zhang, J.*, +, *JEDS 2020 20-26*

Analytical Modeling of Exposure Process in Pinned Photodiode CMOS Image Sensors. *Gao, J.*, +, *JEDS 2020 1063-1071*

Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*

Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications. *Saadat, A.*, +, *JEDS 2020 711-715*

Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature. *Lu, T.*, +, *JEDS 2020 897-904*

Characterization and Modeling of Mismatch in Cryo-CMOS. *T Hart, P.A.*, +, *JEDS 2020 263-273*

Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*

Charge-Based Compact Modeling of Capacitances in Staggered Multi-Finger OTFTs. *Leise, J.*, +, *JEDS 2020 396-406*

Compact Modeling of IGBT Charging/Discharging for Accurate Switching Prediction. *Miyaoku, Y.*, +, *JEDS 2020 1373-1380*

Compact Modeling of Multi-Gate MOSFETs for High-Power Applications. *Herrera, F.A.*, +, *JEDS 2020 1381-1389*

Compact Modeling of Multi-Layered MoS_2 FETs Including Negative Capacitance Effect. *Nandan, K.*, +, *JEDS 2020 1177-1183*

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS. *Jha, C.K.*, +, *JEDS 2020 1184-1192*

Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*

DC and 28 GHz Reliability of a SOI FET Technology. *Gutierrez-D., E.A.*, +, *JEDS 2020 385-390*

Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*

Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*

Different JFET Designs on Conduction and Short-Circuit Capability for 3.3 kV Planar-Gate Silicon Carbide MOSFETs. *Chen, X.*, +, *JEDS 2020 841-845*

Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*

Effect of Substrate Choice on Transient Performance of Lateral GaN FETs. *Hontz, M.R.*, +, *JEDS 2020 331-335*

Effective Concentration Profile: A Novel 1-D Analysis of the Variation of Lateral Thickness (VLT) Lateral Power Devices. *Zhang, J.*, +, *JEDS 2020 256-262*

Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*

Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*

Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*

Extension of the DG Model to the Second-Order Quantum Correction for Analysis of the Single-Charge Effect in Sub-10-nm MOS Devices. *Rhee, S.*, +, *JEDS 2020 213-222*

GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*

Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*

High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*

Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*

Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application. *Liu, W.*, +, *JEDS 2020 1076-1081*

Investigation of Inversion Charge Characteristics and Inversion Charge Loss for InGaAs Negative-Capacitance Double-Gate FinFETs Considering Quantum Capacitance. *Huang, S.*, +, *JEDS 2020 105-109*

Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode. *Mindil, A.*, +, *JEDS 2020 1072-1075*

Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors. *Kim, J.H.*, +, *JEDS 2020 1345-1349*

Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs. *Choudhury, N.*, +, *JEDS 2020 1281-1288*

Modeling of HCD Kinetics Under Full $V_G - V_D$ Space, Different Experimental Conditions and Across Different Device Architectures. *Sharma, U.*, +, *JEDS 2020 1354-1362*

Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect. *Rassekh, A.*, +, *JEDS 2020 939-947*

Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design". *Akshay, K.*, +, *JEDS 2020 1315-1316*

On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs. *Cheng, C.*, +, *JEDS 2020 565-571*
Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*
Parameter Extraction for the PSPHV LDMOS Transistor Model. *Xia, K.*, +, *JEDS 2020 813-824*
Performance Investigation of an n-Type Tin-Oxide Thin Film Transistor by Channel Plasma Processing. *Shang, Z.W.*, +, *JEDS 2020 485-489*
Physical Mechanisms of Reverse DIBL and NDR in FeFETs With Steep Subthreshold Swing. *Jin, C.*, +, *JEDS 2020 429-434*
Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs. *Beckers, A.*, +, *JEDS 2020 780-788*
Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors. *Rajshekar, K.*, +, *JEDS 2020 948-958*
Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*
Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*
RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*
Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*
Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*
Simulation Study on Dynamic and Static Characteristics of Novel SiC Gate-Controlled Bipolar-Field-Effect Composite Transistor. *Zhang, Y.*, +, *JEDS 2020 1082-1088*
Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect. *Yang, H.*, +, *JEDS 2020 1335-1338*
Subthreshold Mismatch in Nanometer CMOS at Cryogenic Temperatures. *T Hart, P.A.*, +, *JEDS 2020 797-806*
Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*
Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*
TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*
The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*
Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*
Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*
THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*
Unified Analytical Model for SOI LDMOS With Electric Field Modulation. *Duan, B.*, +, *JEDS 2020 686-694*

Semiconductor device noise

$1/f^{\gamma}$ Low Frequency Noise Model for Buried Channel MOSFET. *Shen, S.*, +, *JEDS 2020 126-133*
Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*
Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*
Surface Improvement of InAlAs/InGaAs InP-Based HEMT Through Treatments of UV/Ozone and TMAH. *Tong, Z.*, +, *JEDS 2020 600-607*
Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*

Semiconductor device reliability

A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication. *Vincent, B.*, +, *JEDS 2020 668-673*
A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*
A Novel Low Dynamic Resistance Dual-Directional SCR With High Holding Voltage for 12 V Applications. *Do, K.*, +, *JEDS 2020 635-639*
DC and 28 GHz Reliability of a SOI FET Technology. *Gutierrez-D., E.A.*, +, *JEDS 2020 385-390*
Electrical Characteristics of LDD and LDD-Free FinFET Devices of Dimension Compatible With 14 nm Technology Node. *Du, Y.*, +, *JEDS 2020 1039-1042*
ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side. *Chen, H.*, +, *JEDS 2020 864-872*
Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*
Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*
Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*
Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs. *Choudhury, N.*, +, *JEDS 2020 1281-1288*
Modeling of HCD Kinetics Under Full $V_G - V_D$ Space, Different Experimental Conditions and Across Different Device Architectures. *Sharma, U.*, +, *JEDS 2020 1354-1362*
Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*
Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*

Semiconductor devices

Foreword. *Iniguez, B.*, +, *JEDS 2020 373-375*

Semiconductor diodes

A Novel Shielded IGBT (SIGBT) With Integrated Diodes. *Chen, R.*, +, *JEDS 2020 594-599*
SiC Planar MOSFETs With Built-In Reverse MOS-Channel Diode for Enhanced Performance. *Zhou, X.*, +, *JEDS 2020 619-625*

Semiconductor doping

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*
An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method. *Yang, K.*, +, *JEDS 2020 49-56*
Analysis and Modeling of Lateral Power Devices With Stepped Drift Region Thickness via Effective Concentration Profile Concept. *Zhang, J.*, +, *JEDS 2020 20-26*
Channel Length Optimization for Planar LDMOS Field-Effect Transistors for Low-Voltage Power Applications. *Saadat, A.*, +, *JEDS 2020 711-715*
Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*
Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*
Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*
Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*
Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect. *Yang, H.*, +, *JEDS 2020 1335-1338*
Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*

Trench Shielded Planar Gate IGBT (TSPG-IGBT) With Self-Biased pMOS Realizing Both Low On-State Voltage and Low Saturation Current. *Chen, R.*, +, *JEDS 2020 195-199*

Semiconductor epitaxial layers

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

Semiconductor growth

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*

Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*

Semiconductor heterojunctions

ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side. *Chen, H.*, +, *JEDS 2020 864-872*

Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*

Low Turn-Off Loss 4H-SiC Insulated Gate Bipolar Transistor With a Trench Heterojunction Collector. *Wang, Y.*, +, *JEDS 2020 1010-1015*

Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*

Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*

Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*

Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

Semiconductor junctions

Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design". *Akshay, K.*, +, *JEDS 2020 1315-1316*

Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*

Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*

Semiconductor lasers

1.6-kV 1.5-kA GaAs Avalanche Semiconductor Switch Triggered by 4 μJ Laser Diode. *Ma, C.*, +, *JEDS 2020 223-228*

Semiconductor materials

Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Semiconductor quantum dots

Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Semiconductor thin films

Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*

Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*

Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*

Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*

Semiconductor-insulator boundaries

Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*

Semiconductor-metal boundaries

Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*

Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*

Semiconfuctor devices

Foreword Special Issue on Compact Modeling of Semiconductor Devices. *Iniguez, B.*, +, *JEDS 2020 1350-1353*

Sensitivity analysis

Erratum to "Comprehensive Studies of High-Linearity Position-Sensitivity Detectors With Theoretical Consideration on Lateral Photovoltaic Currents" [Jan 20 92-98]. *Huang, C.*, +, *JEDS 2020 170*

Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*

Energy-Delay Sensitivity Analysis of a Nanoelectromechanical Relay With the Negative Capacitance of a Ferroelectric Capacitor. *Yoon, C.*, +, *JEDS 2020 365-372*

Sensor arrays

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Sensors

Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*

Shift registers

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Short-circuit currents

Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*

Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*

Shot noise

Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*

Signal classification

Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model. *Lu, H.*, +, *JEDS 2020 554-558*

Signal generators

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Signal processing equipment

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Silicon

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*

Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*

Characterization and Modeling of 0.18μm Bulk CMOS Technology at Sub-Kelvin Temperature. *Lu, T.*, +, *JEDS 2020 897-904*

Comprehensive n- and pMOSFET Channel Material Benchmarking and Analysis of CMOS Performance Metrics Considering Quantum Transport and Carrier Scattering Effects. *Kim, R.*, +, *JEDS 2020 505-523*

Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*

Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*

Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*

GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*

High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

Hydrogen Source and Diffusion Path for Poly-Si Channel Passivation in Xtacking 3D NAND Flash Memory. *Shen, X.*, +, *JEDS 2020 1021-1024*

Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*

Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor. *Ma, W.C.*, +, *JEDS 2020 724-730*

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*

Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*

MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Modeling the Displacement Damage on Trigger Current of Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1043-1049*

Monolithically Integrated Catalyst-Free High Aspect Ratio InAs-on-Insulator (InAsOI) FinFETs for pH Sensing. *Rupakula, M.*, +, *JEDS 2020 773-779*

Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*

Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*

Printable Low Power Organic Transistor Technology for Customizable Hybrid Integration Towards Internet of Everything. *Huang, Y.*, +, *JEDS 2020 1219-1226*

RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*

Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*

The Dependence of the High-Frequency Performance of Graphene Field-Effect Transistors on Channel Transport Properties. *Asad, M.*, +, *JEDS 2020 457-464*

THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*

Ultra-Fast (ns-Scale) Characterization of NBTI Behaviors in Si pFinFETs. *Yu, X.*, +, *JEDS 2020 577-583*

Silicon carbide

A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*

Silicon compounds

2.3 kV 4H-SiC Accumulation-Channel Split-Gate Planar Power MOSFETs With Reduced Gate Charge. *Agarwal, A.*, +, *JEDS 2020 499-504*

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*

An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC. *Isukapati, S.B.*, +, *JEDS 2020 176-181*

Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*

Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*

Different JFET Designs on Conduction and Short-Circuit Capability for 3.3 kV Planar-Gate Silicon Carbide MOSFETs. *Chen, X.*, +, *JEDS 2020 841-845*

Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*

Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*

Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*

Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Ionization Damage Effects of Pulse Discharge Circuit Switched by Anode-Short MOS-Controlled Thyristor. *Li, L.*, +, *JEDS 2020 1096-1104*

Low Turn-Off Loss 4H-SiC Insulated Gate Bipolar Transistor With a Trench Heterojunction Collector. *Wang, Y.*, +, *JEDS 2020 1010-1015*

Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*

Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design". *Akshay, K.*, +, *JEDS 2020 1315-1316*

Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*

Performance Modeling of Silicon Carbide Photoconductive Switches for High-Power and High-Frequency Applications. *Rakheja, S.*, +, *JEDS 2020 1118-1128*

Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*

Schottky Barrier Height Engineering in β-Ga_2O_3 Using SiO_2 Interlayer Dielectric. *Bhattacharyya, A.*, +, *JEDS 2020 286-294*

SiC Planar MOSFETs With Built-In Reverse MOS-Channel Diode for Enhanced Performance. *Zhou, X.*, +, *JEDS 2020 619-625*

Simulation Study on Dynamic and Static Characteristics of Novel SiC Gate-Controlled Bipolar-Field-Effect Composite Transistor. *Zhang, Y.*, +, *JEDS 2020 1082-1088*

Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect. *Yang, H.*, +, *JEDS 2020 1335-1338*

Study on the IGBT Using a Deep Trench Filled With SiO_2 and High-k Dielectric Film. *Chen, W.*, +, *JEDS 2020 1025-1030*

Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*

Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*

Silicon-on-insulator

28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K. *Nyssens, L.*, +, *JEDS 2020 646-654*

A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options Done by Virtual Fabrication. *Vincent, B.*, +, *JEDS 2020 668-673*

An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method. *Yang, K.*, +, *JEDS 2020 49-56*

DC and 28 GHz Reliability of a SOI FET Technology. *Gutierrez-D., E.A.*, +, *JEDS 2020 385-390*

Design and Analysis of a 28GHz 9KV ESD-Protected Distributed Travelling-Wave TRx Switch in 22nm FDSOI. *Zhang, F.*, +, *JEDS 2020 655-661*

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I_{ON}/I_{OFF} Ratio. *Sun, C.*, +, *JEDS 2020 1016-1020*

MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs. *Choudhury, N.*, +, *JEDS 2020 1281-1288*

Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*

Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit. *Nyssens, L.*, +, *JEDS 2020 789-796*

Substrate Engineering of Inductors on SOI for Improvement of Q-Factor and Application in LNA. *Bhaskar, A.*, +, *JEDS 2020 959-969*

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Unified Analytical Model for SOI LDMOS With Electric Field Modulation. *Duan, B.*, +, *JEDS 2020 686-694*

Silver

Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*

Slow wave structures

Experimental Research of X-Band Dual-Frequency Coaxial Relativistic Backward Wave Oscillator. *Li, H.*, +, *JEDS 2020 911-916*

Solar cells

Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*

Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*

Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*

Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*

Solders

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Solid state drives

First Evidence of Temporary Read Errors in TLC 3D-NAND Flash Memories Exiting From an Idle State. *Zambelli, C.*, +, *JEDS 2020 99-104*

Solidification

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

Special issues and sections

Foreword. *Iniguez, B.*, +, *JEDS 2020 373-375*

Foreword Special Issue From the Selected Extended Papers Presented at EDTM 2020. *Saha, S.K.*, +, *JEDS 2020 1105-1110*

Foreword Special Issue on Compact Modeling of Semiconductor Devices. *Iniguez, B.*, +, *JEDS 2020 1350-1353*

Guest Editorial. *Knoch, J.*, +, *JEDS 2020 738-739*

Introduction to the Special Section on the 2019 IEEE S3S Conference. *Khakifirooz, A.*, +, *JEDS 2020 644-645*

SPICE

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Investigation of Negative DIBL Effect and Miller Effect for Negative Capacitance Nanowire Field-Effect-Transistors. *Huang, W.*, +, *JEDS 2020 879-884*

Modeling of HCD Kinetics Under Full $V_G - V_D$ Space, Different Experimental Conditions and Across Different Device Architectures. *Sharma, U.*, +, *JEDS 2020 1354-1362*

Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*

Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*

THz Characterization and Modeling of SiGe HBTs: Review (Invited). *Fregonese, S.*, +, *JEDS 2020 1363-1372*

Spin coating

Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*

Spin dynamics

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Spin polarized transport

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Spin valves

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Spin-orbit interactions

Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*

Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*

Spray coating techniques

$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*

Sputter deposition

Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*

Sputter etching

Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*

Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*

SRAM chips

A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET. *You, W.*, +, *JEDS 2020 171-175*

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Dual-Storage-Port Nonvolatile SRAM Based on Back-End-of-the-Line Processed $Hf_{0.5}Zr_{0.5}O_2$ Ferroelectric Capacitors Towards 3D Selector-Free Cross-Point Memory. *Jiang, H.*, +, *JEDS 2020 935-938*

Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*

Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset. *Pown, M.*, +, *JEDS 2020 1397-1403*

NCFET-Based 6-T SRAM: Yield Estimation Based on Variation-Aware Sensitivity. *Hong, Y.*, +, *JEDS 2020 182-188*

Using the MSET Device to Counteract Power-Analysis Attacks. *Peled, A.*, +, *JEDS 2020 1328-1334*

Stress analysis

Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*

Submillimeter wave diodes

Investigation of THz Frequency Shaped Anode Planar Gunn Diodes Operating in Delayed Mode. *Mindil, A.*, +, *JEDS 2020 1072-1075*

Submillimeter wave transistors

$In_{0.53}Ga_{0.47}As$/InAs Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*

Substrates

Novel Green Temporary Bonding and Separation Method for Manufacturing Thin Displays. *Chen, J.*, +, *JEDS 2020 917-924*

Support vector machines

Optimization on Adhesive Stamp Mass-Transfer of Micro-LEDs With Support Vector Machine Model. *Lu, H.*, +, *JEDS 2020 554-558*

Surface cleaning

Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Surface plasmon resonance

Multilayer CVD-Graphene and MoS_2 Ethanol Sensing and Characterization Using Kretschmann-Based SPR. *Menon, P.S.*, +, *JEDS 2020 1227-1235*

Surface potential

A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Surface recombination

Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*

Surface roughness

Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*

Surface segregation

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

System-on-chip

Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*

On the Effects of High-K Dielectric RESURF in High-Voltage Bulk FinFETs. *Cheng, C.*, +, *JEDS 2020 565-571*

T

Table lookup

Compact FeFET Circuit Building Blocks for Fast and Efficient Nonvolatile Logic-in-Memory. *Breyer, E.T.*, +, *JEDS 2020 748-756*

Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset. *Pown, M.*, +, *JEDS 2020 1397-1403*

Tantalum

Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*

Tantalum compounds

Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*

Technology CAD (electronics)

3D Simulation for Melt Laser Anneal Integration in FinFET's Contact. *Tabata, T.*, +, *JEDS 2020 1323-1327*

3D TCAD Analysis Enabling ESD Layout Design Optimization. *Pan, Z.*, +, *JEDS 2020 1289-1296*

A Novel Shielded IGBT (SIGBT) With Integrated Diodes. *Chen, R.*, +, *JEDS 2020 594-599*

A Quantum-Well Charge-Trap Synaptic Transistor With Highly Linear Weight Tunability. *Yu, E.*, +, *JEDS 2020 834-840*

An Enhanced Floating Gate Memory for the Online Training of Analog Neural Networks. *Gan, L.*, +, *JEDS 2020 84-91*

Analytical Modeling of Exposure Process in Pinned Photodiode CMOS Image Sensors. *Gao, J.*, +, *JEDS 2020 1063-1071*

Charge-Based Compact Modeling of Capacitances in Staggered Multi-Finger OTFTs. *Leise, J.*, +, *JEDS 2020 396-406*

Compact Modeling of Surface Potential, Drain Current and Terminal Charges in Negative Capacitance Nanosheet FET including Quasi-Ballistic Transport. *Gaidhane, A.D.*, +, *JEDS 2020 1168-1176*

Comparison of LER Induced Mismatch in NWFET and NSFET for 5-nm CMOS. *Jha, C.K.*, +, *JEDS 2020 1184-1192*

Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*

Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*

Effective Concentration Profile: A Novel 1-D Analysis of the Variation of Lateral Thickness (VLT) Lateral Power Devices. *Zhang, J.*, +, *JEDS 2020 256-262*

Energy Filtering Effect at Source Contact on Ultra-Scaled MOSFETs. *Saltin, J.*, +, *JEDS 2020 662-667*

GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*

Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability. *Prakash, O.*, +, *JEDS 2020 1193-1201*

Impact of Series-Connected Ferroelectric Capacitor in HfO_2-Based Ferroelectric Field-Effect Transistors for Memory Application. *Liu, W.*, +, *JEDS 2020 1076-1081*

Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors. *Kim, J.H.*, +, *JEDS 2020 1345-1349*

Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect. *Rassekh, A.*, +, *JEDS 2020 939-947*

Performance Investigation of an n-Type Tin-Oxide Thin Film Transistor by Channel Plasma Processing. *Shang, Z.W.*, +, *JEDS 2020 485-489*

Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*

Simulation of CMOS APS Operation and Crosstalk in SPICE With Generalized Devices. *Rossi, C.*, +, *JEDS 2020 376-384*

Superjunction LDMOS With Dual Gate for Low On-Resistance and High Transconductance. *Cao, Z.*, +, *JEDS 2020 890-896*

TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*

Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*

Temperature measurement

A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*

Temperature sensors

A Temperature Compensation Method by Adjusting Gamma Voltages for High Luminance Uniformity of Active Matrix Organic Light-Emitting Diode Displays. *Na, J.*, +, *JEDS 2020 1-8*

Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management. *Li, C.*, +, *JEDS 2020 1242-1248*

Thermal analysis

Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Thermal conductivity

MEMS-Based Planar Incandescent Microfilaments With Low Voltage Operation. *Liao, J.*, +, *JEDS 2020 640-643*

Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Thermal management (packaging)

Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Under-FET Thermal Sensor Enabling Smart Full-Chip Run-Time Thermal Management. *Li, C.*, +, *JEDS 2020 1242-1248*

Thermal resistance

Self-Heating in FDSOI UTBB MOSFETs at Cryogenic Temperatures and its Effect on Analog Figures of Merit. *Nyssens, L.*, +, *JEDS 2020 789-796*

Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Thermal stability

Size-Dependent Switching Properties of Spin-Orbit Torque MRAM With Manufacturing-Friendly 8-Inch Wafer-Level Uniformity. *Rahaman, S.Z.*, +, *JEDS 2020 163-169*

Thermionic emission

A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*

A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor. *Liu, X.*, +, *JEDS 2020 976-980*

Schottky Barrier Height Analysis of Diamond SPIND Using High Temperature Operation up to 873 K. *Malakoutian, M.*, +, *JEDS 2020 614-618*

Thermodynamics

Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*

Thin film devices

Compact Modeling of Multi-Gate MOSFETs for High-Power Applications. *Herrera, F.A.*, +, *JEDS 2020 1381-1389*

Thin film transistors

A Mobility Model Considering Temperature and Contact Resistance in Organic Thin-Film Transistors. *Li, N.*, +, *JEDS 2020 189-194*

Asymmetric Low Metal Contamination Ni-Induced Lateral Crystallization Polycrystalline-Silicon Thin-Film Transistors With Low OFF-State Currents for Back-End of Line (BEOL) Compatible Devices Applications. *Kuo, P.*, +, *JEDS 2020 1317-1322*

Charge-Based Compact Modeling of Capacitances in Staggered Multi-Finger OTFTs. *Leise, J.*, +, *JEDS 2020 396-406*

Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*

Fabrication of CMOS Invertors in Si Thin-Film-Transistors by Laser Doping Using a Chemical Solution Coating. *Imokawa, K.*, +, *JEDS 2020 27-32*

Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*

Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor. *Ma, W.C.*, +, *JEDS 2020 724-730*

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*

Indium Silicon Oxide TFT Fully Photolithographically Processed for Circuit Integration. *Yao, G.*, +, *JEDS 2020 1162-1167*

Low-Leakage Capacitive Coupling Structure for a-Si:H Gate Driver With Less Delay of Clock Signals Used in AMLCDs. *Deng, M.*, +, *JEDS 2020 302-307*

Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*

Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*

Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*

Origin of the Negative Differential Resistance in the Output Characteristics of a Picene-Based Thin-Film Transistor. *Ros, E.*, +, *JEDS 2020 391-395*

Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*

Parameter Extraction and Compact Modeling of 1/f Noise for Amorphous ESL IGZO TFTs. *Muhea, W.E.*, +, *JEDS 2020 407-412*

Performance Investigation of an n-Type Tin-Oxide Thin Film Transistor by Channel Plasma Processing. *Shang, Z.W.*, +, *JEDS 2020 485-489*

Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors. *Rajshekar, K.*, +, *JEDS 2020 948-958*

Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications. *Wang, K.*, +, *JEDS 2020 1236-1241*

Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*

Three-dimensional integrated circuits

Impact of Cycling Induced Intercell Trapped Charge on Retention Charge Loss in 3-D NAND Flash Memory. *Jia, X.*, +, *JEDS 2020 62-66*

Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor. *Ma, W.C.*, +, *JEDS 2020 724-730*

Neural Network Based Design Optimization of 14-nm Node Fully-Depleted SOI FET for SoC and 3DIC Applications. *Yun, H.*, +, *JEDS 2020 1272-1280*

Thyristors

A Novel Low Dynamic Resistance Dual-Directional SCR With High Holding Voltage for 12 V Applications. *Do, K.*, +, *JEDS 2020 635-639*

ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side. *Chen, H.*, +, *JEDS 2020 864-872*

Tin compounds

Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Performance Investigation of an n-Type Tin-Oxide Thin Film Transistor by Channel Plasma Processing. *Shang, Z.W.*, +, *JEDS 2020 485-489*

Physical Modeling of *p*-Type Fluorinated Al-Doped Tin-Oxide Thin Film Transistors. *Rajshekar, K.*, +, *JEDS 2020 948-958*

Titanium

Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Titanium compounds

Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Realization of Synapse Behaviors Based on Memristor and Simulation Study With KMC Method. *Liu, N.*, +, *JEDS 2020 981-985*

Topological insulators

Materials Requirements of High-Speed and Low-Power Spin-Orbit-Torque Magnetic Random-Access Memory. *Li, X.*, +, *JEDS 2020 674-680*

Transient analysis

Effect of Substrate Choice on Transient Performance of Lateral GaN FETs. *Hontz, M.R.*, +, *JEDS 2020 331-335*

Transient response

Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*

Transistors

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Transmission line theory

Collaborative Applying the Ultra-low-k Dielectric and the High-k Dielectric Materials for Performance Enhancement in Coupled Multilayer Graphene Nanoribbon Interconnects. *Xu, P.*, +, *JEDS 2020 200-212*

Tungsten

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Tunnel diodes

Edge-Etched Al_2O_3 Dielectric as Charge Storage Region in a Coupled MIS Tunnel Diode Sensor. *Chen, B.*, +, *JEDS 2020 825-833*

Tunnel field-effect transistors

A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor. *Liu, X.*, +, *JEDS 2020 976-980*

Fabrication and Characterization of a Novel Si Line Tunneling TFET With High Drive Current. *Cheng, W.*, +, *JEDS 2020 336-340*

Generation of STDP With Non-Volatile Tunnel-FET Memory for Large-Scale and Low-Power Spiking Neural Networks. *Kino, H.*, +, *JEDS 2020 1266-1271*

Heterostructure Ge-Body pTFETs for Analog/RF Applications. *Ghosh, S.*, +, *JEDS 2020 1202-1209*

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset. *Pown, M.*, +, *JEDS 2020 1397-1403*

Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors. *Kim, J.H.*, +, *JEDS 2020 1345-1349*

Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors. *Garg, S.*, +, *JEDS 2020 1001-1009*

Tunneling

$1/f^{\gamma}$ Low Frequency Noise Model for Buried Channel MOSFET. *Shen, S.*, +, *JEDS 2020 126-133*

A Compact Model for SiC Schottky Barrier Diodes Based on the Fundamental Current Mechanisms. *Nicholls, J.R.*, +, *JEDS 2020 545-553*

A Novel High Schottky Barrier Based Bilateral Gate and Assistant Gate Controlled Bidirectional Tunnel Field Effect Transistor. *Liu, X.*, +, *JEDS 2020 976-980*

Enhancement of Room-Temperature Effective Spin Diffusion Length in a Si-Based Spin MOSFET With an Inversion Channel. *Nakane, R.*, +, *JEDS 2020 807-812*

Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*

Mechanism of AlGaAs/InGaAs pHEMT Nonlinear Response Under High-Power Microwave Radiation. *Liu, Y.*, +, *JEDS 2020 731-737*

Realizing XOR and XNOR Functions Using Tunnel Field-Effect Transistors. *Garg, S.*, +, *JEDS 2020 1001-1009*

Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*

Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*

Tunneling magnetoresistance

Analysis of Switching Under Fixed Voltage and Fixed Current in Perpendicular STT-MRAM. *Fiorentini, S.*, +, *JEDS 2020 1249-1256*

Two-dimensional electron gas

An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*

Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*

Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*

Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

U

UHF power amplifiers

A CMOS Low Power Current Source Tunable Inductor With 80% Tuning Range for RFIC. *Mariappan, S.*, +, *JEDS 2020 1210-1218*

Ultraviolet detectors

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Ultraviolet lithography

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

Ultraviolet radiation effects

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*

V

Vacancies (crystal)

Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*

Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*

Valence bands

Impact of Source to Drain Tunneling on the Ballistic Performance of Si, Ge, GaSb, and GeSn Nanowire p-MOSFETs. *Yadav, D.*, +, *JEDS 2020 308-315*

Vanadium compounds

Effects of Annealing Temperature on the Performance of Organic Solar Cells Based on Polymer: Non-Fullerene Using V_2O_5 as HTL. *Sanchez, J.G.*, +, *JEDS 2020 421-428*

Enhanced Switching Properties in TaO_x Memristors Using Diffusion Limiting Layer for Synaptic Learning. *Jung, P.*, +, *JEDS 2020 110-115*

Vibrations

An Improved Self-Powered H-Bridge Circuit for Voltage Rectification of Piezoelectric Energy Harvesting System. *Edla, M.*, +, *JEDS 2020 1050-1062*

Voltage distribution

Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications. *Zhuang, W.*, +, *JEDS 2020 681-685*

W

Wafer level packaging

Understanding and Improving Reliability for Wafer Level Chip Scale Package: A Study Based on 45nm RFSOI Technology for 5G Applications. *Wu, Z.*, +, *JEDS 2020 1305-1314*

Wearable computers

Pixel Circuit With Leakage Prevention Scheme for Low-Frame-Rate AMOLED Displays. *Lin, C.*, +, *JEDS 2020 235-240*

Wide band gap semiconductors

1.4-kV Quasi-Vertical GaN Schottky Barrier Diode With Reverse *p-n* Junction Termination. *Xu, R.*, +, *JEDS 2020 316-320*

2.3 kV 4H-SiC Accumulation-Channel Split-Gate Planar Power MOSFETs With Reduced Gate Charge. *Agarwal, A.*, +, *JEDS 2020 499-504*

A Fast Extraction Method of Energy Distribution of Border Traps in AlGaN/GaN MIS-HEMT. *Gao, R.*, +, *JEDS 2020 905-910*

A Silicon Carbide 256 Pixel UV Image Sensor Array Operating at 400 °C. *Hou, S.*, +, *JEDS 2020 116-121*

$Al_{0.75}Ga_{0.25}N/Al_xGa_{1-x}N/Al_{0.75}Ga_{0.25}N/AlN/SiC$ Metal–Oxide–Semiconductor Heterostructure Field-Effect Transistors With Symmetrically-Graded Widegap Channel. *Lee, C.*, +, *JEDS 2020 9-14*

An AlGaN/GaN High Electron Mobility Transistor With a Built-In Light Emitter Using Radiative Recombination of Two-Dimensional Electron Gas and Holes. *Chang, C.*, +, *JEDS 2020 346-349*

An Efficient Design Approach to Optimize the Drift Layer of Unipolar Power Devices in 4H-SiC. *Isukapati, S.B.*, +, *JEDS 2020 176-181*

Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*

Analytical Study on the Breakdown Characteristics of Si-Substrated AlGaN/GaN HEMTs With Field Plates. *Liu, J.*, +, *JEDS 2020 1031-1038*

Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design. *Akshay, K.*, +, *JEDS 2020 1129-1137*

Comparative Study on Dynamic Characteristics of GaN HEMT at 300K and 150K. *Wang, Y.*, +, *JEDS 2020 850-856*

Computational Modelling-Based Device Design for Improved mmWave Performance and Linearity of GaN HEMTs. *Soni, A.*, +, *JEDS 2020 33-41*

Correction to "Stable Operation of AlGaN/GaN HEMTs for 25 Hours at 400°C in Air". *Kargarrazi, S.*, +, *JEDS 2020 716*

Design and Optimization of Vertical GaN PiN Diodes With Fluorine-Implanted Termination. *Liu, Y.*, +, *JEDS 2020 241-250*

Design and Simulation of High Performance Lattice Matched Double Barrier Normally Off AlInGaN/GaN HEMTs. *Shrestha, N.M.*, +, *JEDS 2020 873-878*

Different JFET Designs on Conduction and Short-Circuit Capability for 3.3 kV Planar-Gate Silicon Carbide MOSFETs. *Chen, X.*, +, *JEDS 2020 841-845*

Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*

Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*

Effect of Substrate Choice on Transient Performance of Lateral GaN FETs. *Hontz, M.R.*, +, *JEDS 2020 331-335*

Efficient Modeling of Barrier Resistance for an Improved Lumped Element Model of GaN-Based MIS-HEMT Gate Stack. *Rai, N.*, +, *JEDS 2020 1145-1153*

Enhanced Non-Uniformity Modeling of 4H-SiC Schottky Diode Characteristics Over Wide High Temperature and Forward Bias Ranges. *Brezeanu, G.*, +, *JEDS 2020 1339-1344*

GaN Nanotube FET With Embedded Gate for High Performance, Low Power Applications. *Han, K.*, +, *JEDS 2020 925-929*

High $f_{max} \times L_G$ Product of AlGaN/GaN HEMTs on Silicon With Thick Rectangular Gate. *Chang, L.*, +, *JEDS 2020 481-484*

High-*k* HfO_2-Based AlGaN/GaN MIS-HEMTs With Y_2O_3 Interfacial Layer for High Gate Controllability and Interface Quality. *Shi, Y.*, +, *JEDS 2020 15-19*

High-Frequency Characteristics of InGaP/GaAs Double Heterojunction Bipolar Transistor Epitaxially Grown on 200 mm Ge/Si Wafers. *Khai, L.W.*, +, *JEDS 2020 122-125*

$In_{0.53}Ga_{0.47}As/InAs$ Composite Channel MOS-HEMT Exhibiting 511 GHz f_τ and 256 GHz f_{max}. *Markman, B.*, +, *JEDS 2020 930-934*

Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*

Investigation of SiN_x and AlN Passivation for AlGaN/GaN High-Electron-Mobility Transistors: Role of Interface Traps and Polarization Charges. *Yang, S.*, +, *JEDS 2020 358-364*

Low Turn-Off Loss 4H-SiC Insulated Gate Bipolar Transistor With a Trench Heterojunction Collector. *Wang, Y.*, +, *JEDS 2020 1010-1015*

Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*

Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*

Normally-off p-GaN Gated AlGaN/GaN HEMTs Using Plasma Oxidation Technique in Access Region. *Liu, X.*, +, *JEDS 2020 229-234*

Note Clarifying the Paper, "Charge Sheet Super Junction in 4H-Silicon Carbide: Practicability, Modeling and Design". *Akshay, K.*, +, *JEDS 2020 1315-1316*

Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*

Novel Power MOSFET With Partial SiC/Si Heterojunction to Improve Breakdown Voltage by Breakdown Point Transfer (BPT) Terminal Technology. *Wang, X.*, +, *JEDS 2020 559-564*

Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*

Performance Modeling of Silicon Carbide Photoconductive Switches for High-Power and High-Frequency Applications. *Rakheja, S.*, +, *JEDS 2020 1118-1128*

Process Integration and Interconnection Design of Passive-Matrix LED Micro-Displays With 256 Pixel-Per-Inch Resolution. *Yuan, S.*, +, *JEDS 2020 251-255*

Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *Cheng, W.*, +, *JEDS 2020 1138-1144*

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

RESURF Principle in AlGaN/GaN HEMTs: Accurate 1-D Modeling on Off-State Avalanche Breakdown Behavior via Effective Concentration Profile. *Zhang, J.*, +, *JEDS 2020 530-539*

Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*

SiC Planar MOSFETs With Built-In Reverse MOS-Channel Diode for Enhanced Performance. *Zhou, X.*, +, *JEDS 2020 619-625*

Simulation Study on Dynamic and Static Characteristics of Novel SiC Gate-Controlled Bipolar-Field-Effect Composite Transistor. *Zhang, Y.*, +, *JEDS 2020 1082-1088*

Simulative Researching of a 1200V SiC Trench MOSFET With an Enhanced Vertical RESURF Effect. *Yang, H.*, +, *JEDS 2020 1335-1338*

Superjunction Power Transistors With Interface Charges: A Case Study for GaN. *Ma, Y.*, +, *JEDS 2020 42-48*

TCAD-Machine Learning Framework for Device Variation and Operating Temperature Analysis With Experimental Demonstration. *Wong, H.Y.*, +, *JEDS 2020 992-1000*

Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*

The Impact of Channel Semiconductor on the Memory Characteristics of Ferroelectric Field-Effect Transistors. *Si, M.*, +, *JEDS 2020 846-849*

Thermal Analysis of AlGaN/GaN Hetero-Structural Gunn Diodes on Different Substrates Through Numerical Simulation. *Wang, Y.*, +, *JEDS 2020 134-139*

Thermal Field Analysis for New AlGaN/GaN HEMT With Partial Etched AlGaN Layer. *Duan, B.*, +, *JEDS 2020 442-447*

Thermal Modeling of GaN HEMT Devices With Diamond Heat-Spreader. *Mahrokh, M.*, +, *JEDS 2020 986-991*

Third Generation PRESiCE™ Technology for Manufacturing SiC Power Devices in a 6-Inch Commercial Foundry. *Baliga, B.J., JEDS 2020 1111-1117*

Trap Analysis Based on Low-Frequency Noise for SiC Power MOSFETs Under Repetitive Short-Circuit Stress. *Wang, J.L.*, +, *JEDS 2020 145-151*

Vertical GaN-on-GaN Schottky Barrier Diodes With Multi-Floating Metal Rings. *Yang, T.*, +, *JEDS 2020 857-863*

Work function

Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors. *Kim, J.H.*, +, *JEDS 2020 1345-1349*

X

X-ray detection

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

X-ray diffraction

Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*

Reverse Leakage Analysis for As-Grown and Regrown Vertical GaN-on-GaN Schottky Barrier Diodes. *Fu, K.*, +, *JEDS 2020 74-83*

X-ray photoelectron spectra

Impact of Surface Treatments and Post-Deposition Annealing Upon Interfacial Property of ALD-Al_2O_3 on a-Plane GaN. *Zhang, Y.*, +, *JEDS 2020 970-975*

Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*

Z

Zinc compounds

Analog IGZO Memristor With Extended Capabilities. *Dumitru, V.*, +, *JEDS 2020 695-700*

Dimension Scaling Effects on Conduction and Low Frequency Noise Characteristics of ITO-Stabilized ZnO Thin Film Transistors. *Liu, Y.*, +, *JEDS 2020 435-441*

Effect of Nanostructure on Carrier Transport Mechanism of III-Nitride and Kesterite Solar Cells: A Computational Analysis. *Routray, S.*, +, *JEDS 2020 1154-1161*

Improvement in Bias Stability of IGZO TFT With Etching Stop Structure by UV Irradiation Treatment of Active Layer Island. *Pan, C.*, +, *JEDS 2020 524-529*

Improvement in Electrical Characteristics of ZnSnO/Si Bilayer TFET by W/Al_2O_3 Gate Stack. *Kato, K.*, +, *JEDS 2020 341-345*

Inverted Polymer Solar Cells Using Inkjet Printed ZnO as Electron Transport Layer: Characterization and Degradation Study. *Sacramento, A.*, +, *JEDS 2020 413-420*

Low-Voltage Hf-ZnO Thin Film Transistors With Ag Nanowires Gate Electrode and Their Application in Logic Circuit. *Wu, J.*, +, *JEDS 2020 152-156*

Low-Voltage High-Speed Ring Oscillator With a-InGaZnO TFTs. *Tiwari, B.*, +, *JEDS 2020 584-588*

Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*

Novel Driving Methods of Gate Driver for Enhancement- and Depletion-Mode Oxide TFTs. *Oh, J.*, +, *JEDS 2020 67-73*

Optical and Electrical Analysis of Core-Shell ZnO/ZnTe Micropillar Solar Cells. *Kabalan, A.*, +, *JEDS 2020 701-710*

Oxygen-Related Reliability of Amorphous InGaZnO Thin Film Transistors. *Yen, C.*, +, *JEDS 2020 540-544*

Rail-to-Rail Timing Signals Generation Using InGaZnO TFTs For Flexible X-Ray Detector. *Bahubalindruni, P.G.*, +, *JEDS 2020 157-162*

Temperature Gradient ZnO Deposited via ALD for High-Performance Transistor Applications. *Che, B.*, +, *JEDS 2020 885-889*

Zirconium compounds

Impact of the Crystal Phase of ZrO_2 on Charge Trapping Memtransistor as Synaptic Device for Neural Network Application. *Chou, Y.*, +, *JEDS 2020 572-576*

Low-Voltage Operating Ferroelectric FET with Ultrathin IGZO Channel for High-Density Memory Application. *Mo, F.*, +, *JEDS 2020 717-723*