

2018 Index

IEEE Transactions on Computers

Vol. 67

This index covers all technical items — papers, correspondence, reviews, etc. — that appeared in this periodical during 2018, and items from previous years that were commented upon or corrected in 2018. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

AUTHOR INDEX

A

- Aguilar-Melchor, C.**, and Ricosset, T., CDT-Based Gaussian Sampling: From Multi to Double Precision; *TC Nov. 2018* 1610-1621
- Akesson, B.**, *see* Minaeva, A., *TC Jan. 2018* 115-129
- Al Faruque, M.A.**, *see* Lee, H., *TC July 2018* 920-933
- Al-bayati, Z.**, *see* Caplan, J., *TC April 2018* 582-588
- Albaqami, A.**, *see* Ghaderi, Z., *TC Jan. 2018* 102-114
- Almurib, H.A.**, Kumar, T.N., and Lombardi, F., Approximate DCT Image Compression Using Inexact Computing; *TC Feb. 2018* 149-159
- Altawny, R.**, Rohit, R., He, M., Mandal, K., Yang, G., and Gong, G., Towards a Cryptographic Minimal Design: The sLiSCP Family of Permutations; *TC Sept. 2018* 1341-1358
- Altiparmak, N.**, *see* Tomes, E., *TC Dec. 2018* 1840-1848
- Aminifar, A.**, Eles, P., and Peng, Z., Optimization of Message Encryption for Real-Time Applications in Embedded Systems; *TC May 2018* 748-754
- Amor, M.**, *see* Dieguez, A.P., *TC Jan. 2018* 86-101
- Amrouch, H.**, *see* Khdr, H., *TC Sept. 2018* 1217-1230
- Anand, R.**, *see* Maitra, S., *TC May 2018* 733-739
- Andreev, A.A.**, Sridhar, A., Sabry, M.M., Zapater, M., Ruch, P., Michel, B., and Atienza, D., PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays; *TC Jan. 2018* 73-85
- Anghel, A.**, *see* Jongerius, R., *TC June 2018* 755-770
- Arjomand, M.**, *see* Jadidi, A., *TC July 2018* 1054-1061
- Asenjo, R.**, *see* Villegas, A., *TC June 2018* 816-829
- Ashraf, I.**, Khammassi, N., Taouil, M., and Bertels, K., Memory and Communication Profiling for Accelerator-Based Platforms; *TC July 2018* 934-948
- Atienza, D.**, *see* Andreev, A.A., *TC Jan. 2018* 73-85
- Ayoub, R.**, *see* Gupta, U., *TC Dec. 2018* 1677-1691
- Azar, K.Z.**, *see* Kamali, H.M., *TC Feb. 2018* 208-221
- Azarderakhsh, R.**, *see* Koziel, B., *TC Nov. 2018* 1594-1609

B

- Babu, M.**, *see* Gupta, U., *TC Dec. 2018* 1677-1691
- Bagherzadeh, N.**, *see* Ghaderi, Z., *TC Jan. 2018* 102-114
- Bagherzadeh, N.**, *see* Verbeek, F., *TC July 2018* 905-919
- Bagherzadeh, N.**, *see* Salamat, R., *TC Aug. 2018* 1153-1166
- Bagherzadeh, N.**, *see* Charif, A., *TC Oct. 2018* 1430-1444
- Bai, Y.**, DeMara, R.F., Di, J., and Lin, M., Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm; *TC May 2018* 631-645
- Bakhshalipour, M.**, Lotfi-Kamran, P., Mazloumi, A., Samandi, F., Naderan-Tahan, M., Modarressi, M., and Sarbazi-Azad, H., Fast Data Delivery for Many-Core Processors; *TC Oct. 2018* 1416-1429
- Barman, S.**, *see* Samanta, J., *TC Feb. 2018* 291-298
- Baruah, S.**, *see* Burns, A., *TC Oct. 2018* 1478-1491
- Bate, I.**, *see* Burns, A., *TC Oct. 2018* 1478-1491
- Becker, G.T.**, *see* Swierczynski, P., *TC March 2018* 348-360

C

- Bertels, K.**, *see* Ashraf, I., *TC July 2018* 934-948
- Bertoni, G.**, *see* Schaumont, P., *TC March 2018* 305-306
- Bertoni, G.**, *see* Zaccaria, V., *TC April 2018* 596-603
- Bhaumik, J.**, *see* Samanta, J., *TC Feb. 2018* 291-298
- Bingham, J.**, *see* Ferguson, W.E., *TC March 2018* 449-456
- Biondi, A.**, Natale, M.D., and Buttazzo, G., Response-Time Analysis of Engine Control Applications Under Fixed-Priority Scheduling; *TC May 2018* 687-703
- Bissantz, N.**, *see* Fyrbiak, M., *TC March 2018* 307-321
- Bojnordi, M.N.**, *see* Guo, X., *TC June 2018* 847-860
- Bonnor, G.**, *see* Migliore, V., *TC Nov. 2018* 1550-1560
- Burns, A.**, Davis, R.I., Baruah, S., and Bate, I., Robust Mixed-Criticality Systems; *TC Oct. 2018* 1478-1491
- Buttazzo, G.**, *see* Biondi, A., *TC May 2018* 687-703
- Cai, X.**, *see* Wei, C., *TC Jan. 2018* 2-8
- Calinescu, G.**, Fu, C., Li, M., Wang, K., and Xue, C.J., Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict; *TC Aug. 2018* 1121-1135
- Canon, L.**, *see* Han, L., *TC Aug. 2018* 1105-1120
- Cantoro, R.**, Zadegan, F.G., Palena, M., Pasini, P., Larsson, E., and Reorda, M.S., Test of Reconfigurable Modules in Scan Networks; *TC Dec. 2018* 1806-1817
- Caplan, J.**, Al-bayati, Z., Zeng, H., and Meyer, B.H., Mapping and Scheduling Mixed-Criticality Systems with On-Demand Redundancy; *TC April 2018* 582-588
- Carlson, T.E.**, *see* Tran, K., *TC April 2018* 513-527
- Carpenter, P.M.**, *see* Saravanan, K.P., *TC July 2018* 960-974
- Casanova, H.**, *see* Han, L., *TC Aug. 2018* 1105-1120
- Chakraborty, R.S.**, *see* Sahoo, D.P., *TC March 2018* 403-417
- Chan, W.H.**, *see* Lao, B., *TC Dec. 2018* 1737-1749
- Chang, K.**, *see* Park, S., *TC Dec. 2018* 1794-1805
- Chang, Y.**, *see* Chen, T., *TC July 2018* 1023-1038
- Chang, Y.**, *see* Chen, S., *TC Sept. 2018* 1246-1258
- Charif, A.**, Coelho, A., Ebrahimi, M., Bagherzadeh, N., and Zergainoh, N., First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip; *TC Oct. 2018* 1430-1444
- Chattopadhyay, S.**, *see* Manna, K., *TC April 2018* 528-542
- Chen, C.**, *see* Zhang, Y., *TC April 2018* 457-468
- Chen, C.**, *see* Wang, C., *TC May 2018* 658-671
- Chen, C.**, Li, K., Ouyang, A., and Li, K., FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous CPU-GPU Clusters for Big Data; *TC Dec. 2018* 1765-1779
- Chen, D.**, *see* Dai, W., *TC Sept. 2018* 1301-1314
- Chen, G.**, Guan, N., Liu, D., He, Q., Huang, K., Stefanov, T., and Yi, W., Utilization-Based Scheduling of Flexible Mixed-Criticality Real-Time Tasks; *TC April 2018* 543-558
- Chen, G.**, *see* Liu, D., *TC July 2018* 975-991
- Chen, J.**, *see* Chen, K., *TC April 2018* 484-497
- Chen, K.**, der Bruggen, G.V., and Chen, J., Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading; *TC April 2018* 484-497
- Chen, L.**, *see* Huang, K., *TC April 2018* 559-565
- Chen, Q.**, and Guo, M., Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers; *TC June 2018* 784-798
- Chen, S.**, *see* Zhang, J., *TC May 2018* 604-616
- Chen, S.**, *see* Chen, T., *TC July 2018* 1023-1038
- Chen, S.**, Chang, Y., Liang, Y., Wei, H., and Shih, W., An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash; *TC Sept. 2018* 1246-1258
- Chen, T.**, Chang, Y., Chen, S., Kuo, C., Yang, M., Wei, H., and Shih, W., wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM; *TC July 2018* 1023-1038
- Chen, X.**, *see* Huang, D., *TC March 2018* 388-402

- Chen, X.**, see Sha, E.H., *TC March 2018* 432-448
Chen, Y., see Tsai, T., *TC June 2018* 874-889
Chen, Z., see Fu, M., *TC Sept. 2018* 1259-1272
Cheung, R.C.C., see Dai, W., *TC Sept. 2018* 1301-1314
Cho, D., see Shin, H.H., *TC Jan. 2018* 32-44
Cho, Y., see Kim, K., *TC July 2018* 1007-1022
Choi, D., see Shin, H.H., *TC Jan. 2018* 32-44
Choi, I., Oh, H., Lee, Y., and Kang, S., Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost; *TC Dec. 2018* 1835-1839
Choi, J., see Seol, H., *TC Oct. 2018* 1403-1415
Choi, W., Duraisamy, K., Kim, R.G., Doppa, J.R., Pande, P.P., Marculescu, D., and Marculescu, R., On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems; *TC May 2018* 672-686
Choi, W., see Kim, M., *TC Oct. 2018* 1388-1402
Chung, E., see Shin, H.H., *TC Jan. 2018* 32-44
Chung, J., see Han, H., *TC Aug. 2018* 1193-1201
Chung, J., see Kim, S., *TC Aug. 2018* 1184-1192
Cintra, R.J., see Coelho, D.F.G., *TC Dec. 2018* 1692-1702
Coelho, A., see Charif, A., *TC Oct. 2018* 1430-1444
Coelho, D.F.G., Nimmalapalli, S., Dimitrov, V.S., Madanayake, A., Cintra, R.J., and Tisserand, A., Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding; *TC Dec. 2018* 1692-1702
Constantinides, G.A., see Ramanathan, N., *TC July 2018* 992-1006
Corporaal, H., see Jongerius, R., *TC June 2018* 755-770
Cui, L., see Mo, Y., *TC Jan. 2018* 59-72

D

- Dai, W.**, Chen, D., Cheung, R.C.C., and Koc, C.K., FFT-Based McLaughlin's Montgomery Exponentiation without Conditional Selections; *TC Sept. 2018* 1301-1314
Dai, W., Whyte, W., and Zhang, Z., Optimizing Polynomial Convolution for NTRUEncrypt; *TC Nov. 2018* 1572-1583
Das, C.R., see Jadiyi, A., *TC July 2018* 1054-1061
Das, S., see Shafik, R., *TC Oct. 2018* 1445-1461
Dasari, D., see Minaeva, A., *TC Jan. 2018* 115-129
Davies, M., see Grieve, A., *TC Aug. 2018* 1092-1104
Davis, R.I., see Burns, A., *TC Oct. 2018* 1478-1491
de Clercq, R., see Maene, P., *TC March 2018* 361-374
de Gyvez, J.P., see Jiao, X., *TC June 2018* 771-783
De Santis, F., see Streit, S., *TC Nov. 2018* 1651-1662
DeMara, R.F., see Bai, Y., *TC May 2018* 631-645
DeMara, R.F., see Roohi, A., *TC July 2018* 949-959
Deng, S., see Yin, J., *TC Feb. 2018* 193-207
der Bruggen, G.v., see Chen, K., *TC April 2018* 484-497
Di, J., see Bai, Y., *TC May 2018* 631-645
Di, Y., see Li, Q., *TC Dec. 2018* 1663-1676
Di Carlo, S., see Savino, A., *TC Oct. 2018* 1462-1477
Dieguez, A.P., Amor, M., Lobeiras, J., and Doallo, R., Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers; *TC Jan. 2018* 86-101
Dimitrov, V.S., see Coelho, D.F.G., *TC Dec. 2018* 1692-1702
Ding, J., see Gao, X., *TC Nov. 2018* 1584-1593
Dittmann, G., see Jongerius, R., *TC June 2018* 755-770
Doallo, R., see Dieguez, A.P., *TC Jan. 2018* 86-101
Dong, H., see Sha, E.H., *TC March 2018* 432-448
Doppa, J.R., see Choi, W., *TC May 2018* 672-686
Duraisamy, K., see Choi, W., *TC May 2018* 672-686
Dutt, N., see Liu, W., *TC Dec. 2018* 1818-1834

E

- Easwaran, A.**, see Lee, J., *TC April 2018* 469-483
Ebrahimi, M., see Salamat, R., *TC Aug. 2018* 1153-1166
Ebrahimi, M., see Charif, A., *TC Oct. 2018* 1430-1444
Eeckhout, L., see Naithani, A., *TC June 2018* 830-846
Eghbal, A., see Verbeek, F., *TC July 2018* 905-919
Eles, P., see Aminifar, A., *TC May 2018* 748-754
EO, J., see Kim, K., *TC July 2018* 1007-1022
Erkok, L., see Ferguson, W.E., *TC March 2018* 449-456

F

- Fan, D.**, see Xie, X., *TC June 2018* 890-897
Fatemi, H., see Jiao, X., *TC June 2018* 771-783
Faz-Hernandez, A., Lopez, J., Ochoa-Jimenez, E., and Rodriguez-Henriquez, F., A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol; *TC Nov. 2018* 1622-1636
Feng, D., see Fu, M., *TC Sept. 2018* 1259-1272
Feng, H., Eyers, D., Mills, S., Wu, Y., and Huang, Z., Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search; *TC Feb. 2018* 252-267
Feng, L., see Liu, W., *TC Dec. 2018* 1818-1834
Ferguson, W.E., Bingham, J., Erkok, L., Harrison, J.R., and Leslie-Hurd, J., Digit Serial Methods with Applications to Division and Square Root; *TC March 2018* 449-456
Fontaine, C., see Migliore, V., *TC March 2018* 335-347
Fontaine, C., see Migliore, V., *TC Nov. 2018* 1550-1560
Fouque, P., see Espitau, T., *TC Nov. 2018* 1535-1549
Fraccaroli, E., Stefanni, F., Rizzi, R., Quaglia, D., and Fummi, F., Network Synthesis for Distributed Embedded Systems; *TC Sept. 2018* 1315-1330
Frankel, B., Herman, R., and Wimer, S., Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors; *TC Sept. 2018* 1331-1340
Freiling, F., see Maene, P., *TC March 2018* 361-374
Friedrichs, S., Fugger, M., and Lenzen, C., Metastability-Containing Circuits; *TC Aug. 2018* 1167-1183
Fu, C., see Calinescu, G., *TC Aug. 2018* 1121-1135
Fu, M., Han, S., Lee, P.P.C., Feng, D., Chen, Z., and Xiao, Y., A Simulation Analysis of Redundancy and Reliability in Primary Storage Deduplication; *TC Sept. 2018* 1259-1272
Fugger, M., see Friedrichs, S., *TC Aug. 2018* 1167-1183
Fummi, F., see Fraccaroli, E., *TC Sept. 2018* 1315-1330
Fyrbæk, M., Rokicki, S., Bissantz, N., Tessier, R., and Paar, C., Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors; *TC March 2018* 307-321

G

- Gangopadhyay, S.**, see Maitra, S., *TC May 2018* 733-739
Gao, C., see Li, Q., *TC Dec. 2018* 1663-1676
Gao, F., see Wei, C., *TC Jan. 2018* 2-8
Gao, X., Ding, J., Li, L., and Liu, J., Practical Randomized RLWE-Based Key Exchange Against Signal Leakage Attack; *TC Nov. 2018* 1584-1593
Gao, Z., see Gonzalez-Toral, R., *TC July 2018* 1039-1045
Garcia-Garcia, A., Saez, J.C., and Prieto-Matias, M., Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems; *TC Dec. 2018* 1703-1719
Gerard, B., see Espitau, T., *TC Nov. 2018* 1535-1549
Ghaderi, Z., Bagherzadeh, N., and Albaqsami, A., STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs; *TC Jan. 2018* 102-114
Gogniat, G., see Migliore, V., *TC March 2018* 335-347
Gomez-Hernandez, A., see Rodriguez-Olivares, N.A., *TC July 2018* 1046-1053
Gong, G., see AlTawy, R., *TC Sept. 2018* 1341-1358
Gonzalez-Navarro, S., see Villalba-Moreno, J., *TC Sept. 2018* 1359-1365
Gonzalez-Toral, R., Reviriego, P., Maestro, J.A., and Gao, Z., A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs; *TC July 2018* 1039-1045
Gotzfried, J., see Maene, P., *TC March 2018* 361-374
Grieve, A., Davies, M., Jones, P.H., and Zambreno, J., ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits; *TC Aug. 2018* 1092-1104
Gu, J., see Shen, J., *TC April 2018* 573-581
Guan, N., see Chen, G., *TC April 2018* 543-558
Guan, N., see Liu, D., *TC July 2018* 975-991
Guan, N., see Liu, W., *TC Dec. 2018* 1818-1834

- Guerrini, E.**, Imbert, L., and Winterhalter, T., Randomized Mixed-Radix Scalar Multiplication; *TC March 2018* 418-431
- Gumussoy, S.**, *see* Gupta, U., *TC Dec. 2018* 1677-1691
- Guneyus, T.**, *see* Wild, A., *TC March 2018* 375-387
- Guo, M.**, *see* Chen, Q., *TC June 2018* 784-798
- Guo, Q.**, *see* Guo, X., *TC June 2018* 847-860
- Guo, X.**, Bojnordi, M.N., Guo, Q., and Ipek, E., Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories; *TC June 2018* 847-860
- Gupta, R.K.**, *see* Jiao, X., *TC June 2018* 771-783
- Gupta, U.**, Babu, M., Ayoub, R., Kishinevsky, M., Paterna, F., Gumussoy, S., and Ogras, U.Y., An Online Learning Methodology for Performance Modeling of Graphics Processors; *TC Dec. 2018* 1677-1691

H

- Haghbayan, M.**, *see* Kanduri, A., *TC Aug. 2018* 1062-1077
- Han, D.**, *see* Huang, D., *TC March 2018* 388-402
- Han, H.**, Chung, J., and Yang, J., READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution; *TC Aug. 2018* 1193-1201
- Han, J.**, *see* Kim, K., *TC July 2018* 1007-1022
- Han, J.**, *see* Liu, Y., *TC Sept. 2018* 1273-1286
- Han, L.**, Canon, L., Casanova, H., Robert, Y., and Vivien, F., Checkpointing Workflows for Fail-Stop Errors; *TC Aug. 2018* 1105-1120
- Han, S.**, *see* Fu, M., *TC Sept. 2018* 1259-1272
- Hanzalek, Z.**, *see* Minaeva, A., *TC Jan. 2018* 115-129
- Hao, Y.**, *see* Todo, Y., *TC Dec. 2018* 1720-1736
- Harrison, J.R.**, *see* Ferguson, W.E., *TC March 2018* 449-456
- He, M.**, *see* AlTawy, R., *TC Sept. 2018* 1341-1358
- He, Q.**, *see* Chen, G., *TC April 2018* 543-558
- He, S.**, and Sun, X., A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems; *TC Oct. 2018* 1374-1387
- He, X.**, *see* Tsai, T., *TC June 2018* 874-889
- Henkel, J.**, *see* Khdr, H., *TC Sept. 2018* 1217-1230
- Herman, R.**, *see* Frankel, B., *TC Sept. 2018* 1331-1340
- Hessabi, S.**, *see* Kamali, H.M., *TC Feb. 2018* 208-221
- Hong, D.**, *see* Park, S., *TC Dec. 2018* 1794-1805
- Hormigo, J.**, *see* Villalba-Moreno, J., *TC Sept. 2018* 1359-1365
- Howe, J.**, Khalid, A., Rafferty, C., Regazzoni, F., and O'Neill, M., On Practical Discrete Gaussian Samplers for Lattice-Based Cryptography; *TC March 2018* 322-334
- Hu, B.**, *see* Huang, K., *TC April 2018* 559-565
- Huang, D.**, Han, D., Wang, J., Yin, J., Chen, X., Zhang, X., Zhou, J., and Ye, M., Achieving Load Balance for Parallel Data Access on Distributed File Systems; *TC March 2018* 388-402
- Huang, K.**, *see* Chen, G., *TC April 2018* 543-558
- Huang, K.**, Hu, B., Chen, L., Knoll, A., and Wang, Z., ADAS on COTS with OpenCL: A Case Study with Lane Detection; *TC April 2018* 559-565
- Huang, K.**, *see* Wang, H., *TC May 2018* 617-630
- Huang, Z.**, *see* Feng, H., *TC Feb. 2018* 252-267
- Huh, J.**, *see* Kim, C., *TC Aug. 2018* 1136-1152

I

- Imana, J.L.**, Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials; *TC June 2018* 898-904
- Imbert, L.**, *see* Guerrini, E., *TC March 2018* 418-431
- Ipek, E.**, *see* Guo, X., *TC June 2018* 847-860
- Isobe, T.**, *see* Todo, Y., *TC Dec. 2018* 1720-1736

J

- Jadidi, A.**, Arjomand, M., Kandemir, M.T., and Das, C.R., Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs; *TC July 2018* 1054-1061
- Jang, J.**, *see* Seol, H., *TC Oct. 2018* 1403-1415
- Jantsch, A.**, *see* Kanduri, A., *TC Aug. 2018* 1062-1077
- Jarvinen, K.**, *see* Sinha Roy, S., *TC Nov. 2018* 1637-1650
- Jha, N.K.**, *see* Lu, J., *TC Feb. 2018* 222-236
- Jia, H.**, *see* Lu, J., *TC Feb. 2018* 222-236
- Jiang, J.R.**, *see* Lee, N., *TC Aug. 2018* 1202-1216

- Jiang, W.**, *see* Sha, E.H., *TC March 2018* 432-448
- Jiang, W.**, *see* Liu, W., *TC Dec. 2018* 1818-1834
- Jiang, Y.**, *see* Jiao, X., *TC June 2018* 771-783
- Jiao, X.**, Rahimi, A., Jiang, Y., Wang, J., Fatemi, H., de Gyvez, J.P., and Gupta, R.K., CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units; *TC June 2018* 771-783
- Jimboorean, A.**, *see* Tran, K., *TC April 2018* 513-527
- Jimenez-Hernandez, H.**, *see* Rodriguez-Olivares, N.A., *TC July 2018* 1046-1053
- Jones, P.H.**, *see* Grieve, A., *TC Aug. 2018* 1092-1104
- Jongerius, R.**, Anghel, A., Dittmann, G., Mariani, G., Vermij, E., and Corporaal, H., Analytic Multi-Core Processor Model for Fast Design-Space Exploration; *TC June 2018* 755-770

K

- Kaeli, D.**, *see* Villegas, A., *TC June 2018* 816-829
- Kamali, H.M.**, Azar, K.Z., and Hessabi, S., DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture; *TC Feb. 2018* 208-221
- Kandemir, M.T.**, *see* Jadidi, A., *TC July 2018* 1054-1061
- Kanduri, A.**, Haghbayan, M., Rahmani, A.M., Shafique, M., Jantsch, A., and Liljeberg, P., adBoost: Thermal Aware Performance Boosting Through Dark Silicon Patterning; *TC Aug. 2018* 1062-1077
- Kang, K.**, *see* Ryu, J., *TC Feb. 2018* 284-290
- Kang, M.**, Lee, W., and Kim, S., Subpage-Aware Solid State Drive for Improving Lifetime and Performance; *TC Oct. 2018* 1492-1505
- Kang, S.**, *see* Choi, I., *TC Dec. 2018* 1835-1839
- Kappauf, J.**, *see* Kumm, M., *TC Aug. 2018* 1078-1091
- Karmakar, A.**, Roy, S.S., Reparaz, O., Vercauteren, F., and Verbauwheide, I., Constant-Time Discrete Gaussian Sampling; *TC Nov. 2018* 1561-1571
- Kato, N.**, *see* Rodrigues, T.G., *TC Sept. 2018* 1287-1300
- Kaxiras, S.**, *see* Tran, K., *TC April 2018* 513-527
- Kermani, M.M.**, *see* Koziel, B., *TC Nov. 2018* 1594-1609
- Khalid, A.**, *see* Howe, J., *TC March 2018* 322-334
- Khammassi, N.**, *see* Ashraf, I., *TC July 2018* 934-948
- Khayambashi, M.**, *see* Salamat, R., *TC Aug. 2018* 1153-1166
- Khdr, H.**, Amrouch, H., and Henkel, J., Aging-Aware Boosting; *TC Sept. 2018* 1217-1230
- Kim, B.J.**, *see* Shin, H.H., *TC Jan. 2018* 32-44
- Kim, C.**, and Huh, J., Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems; *TC Aug. 2018* 1136-1152
- Kim, H.**, *see* Lee, J.H., *TC June 2018* 861-873
- Kim, J.**, Roh, H., and Park, S., Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics; *TC April 2018* 589-595
- Kim, K.**, Cho, Y., Eo, J., Lee, C., and Han, J., System-Wide Time versus Density Tradeoff in Real-Time Multicore Fluid Scheduling; *TC July 2018* 1007-1022
- Kim, L.**, *see* Seol, H., *TC Oct. 2018* 1403-1415
- Kim, M.**, Liu, L., and Choi, W., A GPU-Aware Parallel Index for Processing High-Dimensional Big Data; *TC Oct. 2018* 1388-1402
- Kim, R.G.**, *see* Choi, W., *TC May 2018* 672-686
- Kim, S.**, Chung, J., and Yang, J., Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning; *TC Aug. 2018* 1184-1192
- Kim, S.**, *see* Kang, M., *TC Oct. 2018* 1492-1505
- Kishinevsky, M.**, *see* Gupta, U., *TC Dec. 2018* 1677-1691
- Knoll, A.**, *see* Huang, K., *TC April 2018* 559-565
- Koc, C.K.**, *see* Dai, W., *TC Sept. 2018* 1301-1314
- Koc, C.K.**, *see* Liu, Z., *TC Nov. 2018* 1532-1534
- Kotselidis, C.**, *see* Rodchenko, A., *TC Jan. 2018* 130-143
- Koukos, K.**, *see* Tran, K., *TC April 2018* 513-527
- Koziel, B.**, Azarderakhsh, R., and Kermani, M.M., A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography; *TC Nov. 2018* 1594-1609
- Kumar, T.N.**, *see* Almurib, H.A., *TC Feb. 2018* 149-159
- Kumm, M.**, and Kappauf, J., Advanced Compressor Tree Synthesis for FPGAs; *TC Aug. 2018* 1078-1091
- Kuo, C.**, *see* Chen, T., *TC July 2018* 1023-1038

L

- Lao, B.**, Nong, G., Chan, W.H., and Xie, J.Y., Fast In-Place Suffix Sorting on a Multicore Computer; *TC Dec. 2018* 1737-1749

- Lapotre, V.**, *see* Migliore, V., *TC March 2018* 335-347
Larsson, E., *see* Zadegan, F.G., *TC Feb. 2018* 237-251
Larsson, E., *see* Cantoro, R., *TC Dec. 2018* 1806-1817
Lastovetsky, A., *see* Manumachu, R.R., *TC Feb. 2018* 160-177
Lee, C., and Ro, W.W., Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures; *TC April 2018* 498-512
Lee, C., *see* Kim, K., *TC July 2018* 1007-1022
Lee, D., *see* Ryu, J., *TC Feb. 2018* 284-290
Lee, H., Shafique, M., and Al Faruque, M.A., Aging-Aware Workload Management on Embedded GPU Under Process Variation; *TC July 2018* 920-933
Lee, H., *see* Seol, H., *TC Oct. 2018* 1403-1415
Lee, I., *see* Lee, J., *TC April 2018* 469-483
Lee, J., Ramanathan, S., Phan, K., Easwaran, A., Shin, I., and Lee, I., MC-Fluid: Multi-Core Fluid-Based Mixed-Criticality Scheduling; *TC April 2018* 469-483
Lee, J.H., and Kim, H., StaleLearn: Learning Acceleration with Asynchronous Synchronization Between Model Replicas on PIM; *TC June 2018* 861-873
Lee, K., *see* Wu, C., *TC Sept. 2018* 1231-1245
Lee, N., and Jiang, J.R., Towards Formal Evaluation and Verification of Probabilistic Design; *TC Aug. 2018* 1202-1216
Lee, P.P.C., *see* Fu, M., *TC Sept. 2018* 1259-1272
Lee, R., *see* Schaufont, P., *TC March 2018* 305-306
Lee, R.B., *see* Zhang, T., *TC June 2018* 799-815
Lee, W., *see* Kang, M., *TC Oct. 2018* 1492-1505
Lee, Y., *see* Choi, I., *TC Dec. 2018* 1835-1839
Lenzen, C., *see* Friedrichs, S., *TC Aug. 2018* 1167-1183
Lerman, L., Veshchikov, N., Markowitch, O., and Standaert, F., Start Simple and then Refine: Bias-Variance Decomposition as a Diagnosis Tool for Leakage Profiling; *TC Feb. 2018* 268-283
Leslie-Hurd, J., *see* Ferguson, W.E., *TC March 2018* 449-456
Li, B., *see* Wang, X., *TC Feb. 2018* 178-192
Li, C., *see* Tsai, T., *TC June 2018* 874-889
Li, C., *see* Ren, S., *TC Jan. 2018* 45-58
Li, H., *see* Wang, X., *TC Feb. 2018* 178-192
Li, K., *see* Chen, C., *TC Dec. 2018* 1765-1779
Li, K., *see* Chen, C., *TC Dec. 2018* 1765-1779
Li, L., *see* Gao, X., *TC Nov. 2018* 1584-1593
Li, M., *see* Calinescu, G., *TC Aug. 2018* 1121-1135
Li, Q., Shi, L., Gao, C., Di, Y., and Xue, C.J., Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems; *TC Dec. 2018* 1663-1676
Li, X., *see* Xie, X., *TC June 2018* 890-897
Li, Y., *see* Yin, J., *TC Feb. 2018* 193-207
Liang, Y., *see* Xie, X., *TC June 2018* 890-897
Liang, Y., *see* Chen, S., *TC Sept. 2018* 1246-1258
Liang, Y., Wang, S., and Zhang, W., FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs; *TC Dec. 2018* 1750-1764
Liljeberg, P., *see* Kanduri, A., *TC Aug. 2018* 1062-1077
Lin, J., *see* Tang, M., *TC May 2018* 704-716
Lin, M., *see* Bai, Y., *TC May 2018* 631-645
Liu, B., *see* Wei, C., *TC Jan. 2018* 2-8
Liu, D., *see* Chen, G., *TC April 2018* 543-558
Liu, D., Guan, N., Spasic, J., Chen, G., Liu, S., Stefanov, T., and Yi, W., Scheduling Analysis of Imprecise Mixed-Criticality Real-Time Tasks; *TC July 2018* 975-991
Liu, J., *see* Gao, X., *TC Nov. 2018* 1584-1593
Liu, L., *see* Kim, M., *TC Oct. 2018* 1388-1402
Liu, S., *see* Liu, D., *TC July 2018* 975-991
Liu, S., *see* Liu, Y., *TC Sept. 2018* 1273-1286
Liu, W., Yang, L., Jiang, W., Feng, L., Guan, N., Zhang, W., and Dutt, N., Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip; *TC Dec. 2018* 1818-1834
Liu, Y., Liu, S., Wang, Y., Lombardi, F., and Han, J., A Stochastic Computational Multi-Layer Perceptron with Backward Propagation; *TC Sept. 2018* 1273-1286
Liu, Z., Longa, P., and Koc, C.K., Guest Editors' Introduction to the Special Issue on Cryptographic Engineering in a Post-Quantum World: State of the Art Advances; *TC Nov. 2018* 1532-1534
Lobeiras, J., *see* Dieguez, A.P., *TC Jan. 2018* 86-101
Lombardi, F., *see* Almurib, H.A., *TC Feb. 2018* 149-159
Lombardi, F., *see* Liu, Y., *TC Sept. 2018* 1273-1286
Lombardi, F., *see* Namba, K., *TC Oct. 2018* 1525-1531
Longa, P., *see* Liu, Z., *TC Nov. 2018* 1532-1534
Lopez, J., *see* Faz-Hernandez, A., *TC Nov. 2018* 1622-1636
Lotfi-Kamran, P., *see* Bakhshaliipour, M., *TC Oct. 2018* 1416-1429

- Lu, J.**, Jia, H., Verma, N., and Jha, N.K., Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems; *TC Feb. 2018* 222-236
Lu, Z., and Yao, Y., Thread Voting DVFS for Manycore NoCs; *TC Oct. 2018* 1506-1524
Lujan, M., *see* Rodchenko, A., *TC Jan. 2018* 130-143

M

- Ma, Z.**, *see* Sha, E.H., *TC March 2018* 432-448
Madanayake, A., *see* Coelho, D.F.G., *TC Dec. 2018* 1692-1702
Maene, P., Gotzfried, J., de Clercq, R., Muller, T., Freiling, F., and Verbauwhede, I., Hardware-Based Trusted Computing Architectures for Isolation and Attestation; *TC March 2018* 361-374
Maestro, J.A., *see* Ramos, A., *TC Feb. 2018* 299-304
Maestro, J.A., *see* Gonzalez-Toral, R., *TC July 2018* 1039-1045
Maitra, S., Sinha, N., Siddhanti, A., Anand, R., and Gangopadhyay, S., A TMDTO Attack Against Lizard; *TC May 2018* 733-739
Mak, T., *see* Wang, X., *TC Feb. 2018* 178-192
Mandal, K., *see* AlTawy, R., *TC Sept. 2018* 1341-1358
Maniatakos, M., *see* Tsoutsos, N.G., *TC Jan. 2018* 16-31
Manna, K., Mukherjee, P., Chattopadhyay, S., and Sengupta, I., Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design; *TC April 2018* 528-542
Manumachu, R.R., and Lastovetsky, A., Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy; *TC Feb. 2018* 160-177
Marculescu, D., *see* Choi, W., *TC May 2018* 672-686
Marculescu, R., *see* Choi, W., *TC May 2018* 672-686
Mariani, G., *see* Jongerius, R., *TC June 2018* 755-770
Markowitch, O., *see* Lerman, L., *TC Feb. 2018* 268-283
Mazloumi, A., *see* Bakhshaliipour, M., *TC Oct. 2018* 1416-1429
Meier, W., *see* Todo, Y., *TC Dec. 2018* 1720-1736
Melzani, F., *see* Zaccaria, V., *TC April 2018* 596-603
Meyer, B.H., *see* Caplan, J., *TC April 2018* 582-588
Michel, B., *see* Andreev, A.A., *TC Jan. 2018* 73-85
Migliore, V., Real, M.M., Lapotre, V., Tisserand, A., Fontaine, C., and Gogniat, G., Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm; *TC March 2018* 335-347
Migliore, V., Bonnoron, G., and Fontaine, C., Practical Parameters for *Somewhat* Homomorphic Encryption Schemes on Binary Circuits; *TC Nov. 2018* 1550-1560
Mills, S., *see* Feng, H., *TC Feb. 2018* 252-267
Minaeva, A., Akesson, B., Hanzalek, Z., and Dasari, D., Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements; *TC Jan. 2018* 115-129
Miura, S., *see* Uchigaito, H., *TC May 2018* 646-657
Mo, Y., Cui, L., Xing, L., and Zhang, Z., Performability Analysis of Large-Scale Multi-State Computing Systems; *TC Jan. 2018* 59-72
Modarressi, M., *see* Bakhshaliipour, M., *TC Oct. 2018* 1416-1429
Montuschi, P., State of the Journal; *TC Jan. 2018* 1
Moradi, A., *see* Wild, A., *TC March 2018* 375-387
Moradi, A., *see* Swierczynski, P., *TC March 2018* 348-360
Mukherjee, P., *see* Manna, K., *TC April 2018* 528-542
Mukhopadhyay, D., *see* Sahoo, D.P., *TC March 2018* 403-417
Muller, T., *see* Maene, P., *TC March 2018* 361-374

N

- Naderan-Tahan, M.**, *see* Bakhshaliipour, M., *TC Oct. 2018* 1416-1429
Naithani, A., Eyerman, S., and Eeckhout, L., Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors; *TC June 2018* 830-846
Namba, K., and Lombardi, F., A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits; *TC Oct. 2018* 1525-1531
Natale, M.D., *see* Biondi, A., *TC May 2018* 687-703
Nava-Balanzar, L., *see* Rodriguez-Olivares, N.A., *TC July 2018* 1046-1053
Navarro, A., *see* Villegas, A., *TC June 2018* 816-829
Nguyen, P.H., *see* Sahoo, D.P., *TC March 2018* 403-417
Nikolov, D., *see* Zadegan, F.G., *TC Feb. 2018* 237-251
Nimmalapalli, S., *see* Coelho, D.F.G., *TC Dec. 2018* 1692-1702
Nisbet, A., *see* Rodchenko, A., *TC Jan. 2018* 130-143

- Nishiyama, H.**, *see* Rodrigues, T.G., *TC Sept. 2018* 1287-1300
Nito, T., *see* Uchigaito, H., *TC May 2018* 646-657
Nong, G., *see* Lao, B., *TC Dec. 2018* 1737-1749

O

- O'Neill, M.**, *see* Howe, J., *TC March 2018* 322-334
Ochoa-Jimenez, E., *see* Faz-Hernandez, A., *TC Nov. 2018* 1622-1636
Ogras, U.Y., *see* Gupta, U., *TC Dec. 2018* 1677-1691
Oh, H., *see* Choi, I., *TC Dec. 2018* 1835-1839
Oh, Y., Yoon, M.K., Park, J.H., Park, Y., and Ro, W.W., WASP: Selective Data Prefetching with Monitoring Runtime Warp Progress on GPUs; *TC Sept. 2018* 1366-1373
Ouyang, A., *see* Chen, C., *TC Dec. 2018* 1765-1779

P

- Paar, C.**, *see* Fyrbæk, M., *TC March 2018* 307-321
Paar, C., *see* Swierczynski, P., *TC March 2018* 348-360
Palena, M., *see* Cantoro, R., *TC Dec. 2018* 1806-1817
Palesi, M., *see* Tang, M., *TC May 2018* 704-716
Pande, P.P., *see* Choi, W., *TC May 2018* 672-686
Park, J.H., *see* Oh, Y., *TC Sept. 2018* 1366-1373
Park, S., *see* Kim, J., *TC April 2018* 589-595
Park, S., Chang, K., Hong, D., and Seo, C., Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product; *TC Dec. 2018* 1794-1805
Park, Y., *see* Oh, Y., *TC Sept. 2018* 1366-1373
Park, Y.M., *see* Shin, H.H., *TC Jan. 2018* 32-44
Pasini, P., *see* Cantoro, R., *TC Dec. 2018* 1806-1817
Paterno, F., *see* Gupta, U., *TC Dec. 2018* 1677-1691
Peng, Z., *see* Aminifar, A., *TC May 2018* 748-754
Perez, R., *see* Schaumont, P., *TC March 2018* 305-306
Phan, K., *see* Lee, J., *TC April 2018* 469-483
Plata, O., *see* Villegas, A., *TC June 2018* 816-829
Pop, A., *see* Rodchenko, A., *TC Jan. 2018* 130-143
Prieto-Matias, M., *see* Garcia-Garcia, A., *TC Dec. 2018* 1703-1719

Q

- Quaglia, D.**, *see* Fraccaroli, E., *TC Sept. 2018* 1315-1330

R

- Rafferty, C.**, *see* Howe, J., *TC March 2018* 322-334
Rahimi, A., *see* Jiao, X., *TC June 2018* 771-783
Rahmani, A.M., *see* Kanduri, A., *TC Aug. 2018* 1062-1077
Ramanathan, N., Wickerson, J., and Constantinides, G.A., Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware; *TC July 2018* 992-1006
Ramanathan, S., *see* Lee, J., *TC April 2018* 469-483
Ramos, A., Ullah, A., Reviriego, P., and Maestro, J.A., Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs; *TC Feb. 2018* 299-304
Real, M.M., *see* Migliore, V., *TC March 2018* 335-347
Redinbo, G.R., Designing Checksums for Detecting Errors in Fast Unitary Transforms; *TC April 2018* 566-572
Regazzoni, F., *see* Howe, J., *TC March 2018* 322-334
Ren, S., Tan, L., Li, C., Xiao, Z., and Song, W., Leveraging Hardware-Assisted Virtualization for Deterministic Replay on Commodity Multi-Core Processors; *TC Jan. 2018* 45-58
Reorda, M.S., *see* Cantoro, R., *TC Dec. 2018* 1806-1817
Reparaz, O., *see* Karmakar, A., *TC Nov. 2018* 1561-1571
Reviriego, P., *see* Ramos, A., *TC Feb. 2018* 299-304
Reviriego, P., *see* Gonzalez-Toral, R., *TC July 2018* 1039-1045
Ricosset, T., *see* Aguilar-Melchor, C., *TC Nov. 2018* 1610-1621
Rizzi, R., *see* Fraccaroli, E., *TC Sept. 2018* 1315-1330
Ro, W.W., *see* Lee, C., *TC April 2018* 498-512
Ro, W.W., *see* Oh, Y., *TC Sept. 2018* 1366-1373

- Robert, Y.**, *see* Han, L., *TC Aug. 2018* 1105-1120
Rodchenko, A., Kotselidis, C., Nisbet, A., Pop, A., and Lujan, M., Type Information Elimination from Objects on Architectures with Tagged Pointers Support; *TC Jan. 2018* 130-143
Rodrigues, T.G., Suto, K., Nishiyama, H., Kato, N., and Temma, K., Cloudlets Activation Scheme for Scalable Mobile Edge Computing with Transmission Power Control and Virtual Machine Migration; *TC Sept. 2018* 1287-1300
Rodriguez-Henriquez, F., *see* Faz-Hernandez, A., *TC Nov. 2018* 1622-1636
Rodriguez-Olivares, N.A., Gomez-Hernandez, A., Nava-Balanzar, L., Jimenez-Hernandez, H., and Soto-Cajiga, J.A., FPGA-Based Data Storage System on NAND Flash Memory in RAID 6 Architecture for In-Line Pipeline Inspection Gauges; *TC July 2018* 1046-1053

- Roh, H.**, *see* Kim, J., *TC April 2018* 589-595
Rohit, R., *see* AlTawy, R., *TC Sept. 2018* 1341-1358
Rokicki, S., *see* Fyrbæk, M., *TC March 2018* 307-321
Roohi, A., and DeMara, R.F., NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths; *TC July 2018* 949-959
Roy, S.S., *see* Karmakar, A., *TC Nov. 2018* 1561-1571
Ruch, P., *see* Andreev, A.A., *TC Jan. 2018* 73-85
Rush, E.N., *see* Tomes, E., *TC Dec. 2018* 1840-1848
Ryu, J., Lee, D., Shin, K.G., and Kang, K., ClusterFetch: A Lightweight Prefetcher for Intensive Disk Reads; *TC Feb. 2018* 284-290

S

- Sabarimuthu, J.M.**, and Venkatesh, T.G., Analytical Miss Rate Calculation of L2 Cache from the RD Profile of L1 Cache; *TC Jan. 2018* 9-15
Sabry, M.M., *see* Andreev, A.A., *TC Jan. 2018* 73-85
Saez, J.C., *see* Garcia-Garcia, A., *TC Dec. 2018* 1703-1719
Sahoo, D.P., Mukhopadhyay, D., Chakraborty, R.S., and Nguyen, P.H., A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security; *TC March 2018* 403-417
Salamat, R., Khayambashi, M., Ebrahimi, M., and Bagherzadeh, N., LEAD: An Adaptive 3D-NoC Routing Algorithm with Queuing-Theory Based Analytical Verification; *TC Aug. 2018* 1153-1166
Samandi, F., *see* Bakhshaliipour, M., *TC Oct. 2018* 1416-1429
Samanta, J., Bhaumik, J., and Barman, S., Compact CA-Based Single Byte Error Correcting Codec; *TC Feb. 2018* 291-298
Saravanan, K.P., and Carpenter, P.M., PerfBound: Conserving Energy with Bounded Overheads in On/Off-Based HPC Interconnects; *TC July 2018* 960-974
Sarbazi-Azad, H., *see* Bakhshaliipour, M., *TC Oct. 2018* 1416-1429
Sasaki, Y., and Todo, Y., Tight Bounds of Differentially and Linearly Active S-Boxes and Division Property of Lilliput; *TC May 2018* 717-732
Savino, A., Vallero, A., and Di Carlo, S., ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems; *TC Oct. 2018* 1462-1477
Schaumont, P., Lee, R., Perez, R., and Bertoni, G., Special Section on Secure Computer Architectures; *TC March 2018* 305-306
Sengupta, I., *see* Manna, K., *TC April 2018* 528-542
Seo, C., *see* Park, S., *TC Dec. 2018* 1794-1805
Seol, H., Shin, W., Jang, J., Choi, J., Lee, H., and Kim, L., Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs; *TC Oct. 2018* 1403-1415
Sha, E.H., Jiang, W., Dong, H., Ma, Z., Zhang, R., Chen, X., and Zhuge, Q., Towards the Design of Efficient and Consistent Index Structure with Minimal Write Activities for Non-Volatile Memory; *TC March 2018* 432-448
Shafik, R., Yakovlev, A., and Das, S., Real-Power Computing; *TC Oct. 2018* 1445-1461
Shafique, M., *see* Lee, H., *TC July 2018* 920-933
Shafique, M., *see* Kanduri, A., *TC Aug. 2018* 1062-1077
Shen, J., Zhang, K., Gu, J., Zhou, Y., and Wang, X., Efficient Scheduling for Multi-Block Updates in Erasure Coding Based Storage Systems; *TC April 2018* 573-581
Shi, L., *see* Li, Q., *TC Dec. 2018* 1663-1676
Shih, W., *see* Chen, T., *TC July 2018* 1023-1038
Shih, W., *see* Chen, S., *TC Sept. 2018* 1246-1258
Shin, H.H., Park, Y.M., Choi, D., Kim, B.J., Cho, D., and Chung, E., EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory; *TC Jan. 2018* 32-44
Shin, I., *see* Lee, J., *TC April 2018* 469-483
Shin, K.G., *see* Ryu, J., *TC Feb. 2018* 284-290
Shin, W., *see* Seol, H., *TC Oct. 2018* 1403-1415

- Shu, W.**, and Tzeng, N., NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors; *TC May 2018* 740-747
- Siddhanti, A.**, *see* Maitra, S., *TC May 2018* 733-739
- Singh, A.K.**, *see* Wang, X., *TC Feb. 2018* 178-192
- Sinha, N.**, *see* Maitra, S., *TC May 2018* 733-739
- Sinha Roy, S.**, Jarvinen, K., Vliegen, J., Vercauteren, F., and Verbauwheide, I., HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation; *TC Nov. 2018* 1637-1650
- Sjalanders, M.**, *see* Tran, K., *TC April 2018* 513-527
- Song, W.**, *see* Ren, S., *TC Jan. 2018* 45-58
- Soto-Cajiga, J.A.**, *see* Rodriguez-Olivares, N.A., *TC July 2018* 1046-1053
- Spasic, J.**, *see* Liu, D., *TC July 2018* 975-991
- Spiliopoulos, V.**, *see* Tran, K., *TC April 2018* 513-527
- Sridhar, A.**, *see* Andreev, A.A., *TC Jan. 2018* 73-85
- Standaert, F.**, *see* Lerman, L., *TC Feb. 2018* 268-283
- Stefanni, F.**, *see* Fraccaroli, E., *TC Sept. 2018* 1315-1330
- Stefanov, T.**, *see* Chen, G., *TC April 2018* 543-558
- Stefanov, T.**, *see* Liu, D., *TC July 2018* 975-991
- Streit, S.**, and De Santis, F., Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple; *TC Nov. 2018* 1651-1662
- Su, A.P.**, *see* Wu, C., *TC Sept. 2018* 1231-1245
- Sun, G.**, *see* Xie, X., *TC June 2018* 890-897
- Sun, X.**, *see* He, S., *TC Oct. 2018* 1374-1387
- Suto, K.**, *see* Rodrigues, T.G., *TC Sept. 2018* 1287-1300
- Swierczynski, P.**, Becker, G.T., Moradi, A., and Paar, C., Bitstream Fault Injections (BiFI)—Automated Fault Attacks Against SRAM-Based FPGAs; *TC March 2018* 348-360

T

- Tan, L.**, *see* Ren, S., *TC Jan. 2018* 45-58
- Tan, S.X.**, *see* Wang, H., *TC May 2018* 617-630
- Tang, H.**, *see* Wang, H., *TC May 2018* 617-630
- Tang, M.**, Lin, J., and Palesi, M., The Suboptimal Routing Algorithm for 2D Mesh Network; *TC May 2018* 704-716
- Tang, Y.**, *see* Yin, J., *TC Feb. 2018* 193-207
- Taouil, M.**, *see* Ashraf, I., *TC July 2018* 934-948
- Temma, K.**, *see* Rodrigues, T.G., *TC Sept. 2018* 1287-1300
- Tessier, R.**, *see* Fyrbæk, M., *TC March 2018* 307-321
- Tibouchi, M.**, *see* Espitau, T., *TC Nov. 2018* 1535-1549
- Tisserand, A.**, *see* Migliore, V., *TC March 2018* 335-347
- Tisserand, A.**, *see* Coelho, D.F.G., *TC Dec. 2018* 1692-1702
- Todo, Y.**, *see* Sasaki, Y., *TC May 2018* 717-732
- Todo, Y.**, Isobe, T., Hao, Y., and Meier, W., Cube Attacks on Non-Blackbox Polynomials Based on Division Property; *TC Dec. 2018* 1720-1736
- Tomes, E.**, Rush, E.N., and Altiparmak, N., Towards Adaptive Parallel Storage Systems; *TC Dec. 2018* 1840-1848
- Tran, K.**, Carlson, T.E., Koukos, K., Sjalanders, M., Spiliopoulos, V., Kaxiras, S., and Jimborek, A., Static Instruction Scheduling for High Performance on Limited Hardware; *TC April 2018* 513-527
- Tsai, T.**, Chen, Y., He, X., and Li, C., STEM: A Thermal-Constrained Real-Time Scheduling for 3D Heterogeneous-ISA Multicore Processors; *TC June 2018* 874-889
- Tsoutsos, N.G.**, and Maniatakos, M., Efficient Detection for Malicious and Random Errors in Additive Encrypted Computation; *TC Jan. 2018* 16-31
- Tzeng, N.**, *see* Shu, W., *TC May 2018* 740-747

U

- Uchigaito, H.**, Miura, S., and Nito, T., Efficient Data-Allocation Scheme for Eliminating Garbage Collection During Analysis of Big Graphs Stored in NAND Flash Memory; *TC May 2018* 646-657
- Ullah, A.**, *see* Ramos, A., *TC Feb. 2018* 299-304

V

- Vallero, A.**, *see* Savino, A., *TC Oct. 2018* 1462-1477
- Venkatesh, T.G.**, *see* Sabarinath, J.M., *TC Jan. 2018* 9-15
- Verbauwheide, I.**, *see* Maene, P., *TC March 2018* 361-374
- Verbauwheide, I.**, *see* Karmakar, A., *TC Nov. 2018* 1561-1571
- Verbauwheide, I.**, *see* Sinha Roy, S., *TC Nov. 2018* 1637-1650

- Verbeek, F.**, Yaghini, P.M., Eghbal, A., and Bagherzadeh, N., A Compositional Approach for Verifying Protocols Running on On-Chip Networks; *TC July 2018* 905-919
- Vercauteren, F.**, *see* Karmakar, A., *TC Nov. 2018* 1561-1571
- Vercauteren, F.**, *see* Sinha Roy, S., *TC Nov. 2018* 1637-1650
- Verma, N.**, *see* Lu, J., *TC Feb. 2018* 222-236
- Vermij, E.**, *see* Jonkerius, R., *TC June 2018* 755-770
- Veshchikov, N.**, *see* Lerman, L., *TC Feb. 2018* 268-283
- Villalba-Moreno, J.**, Hormigo, J., and Gonzalez-Navarro, S., Unbiased Rounding for HUB Floating-Point Addition; *TC Sept. 2018* 1359-1365
- Villegas, A.**, Asenjo, R., Navarro, A., Plata, O., and Kaeli, D., Lightweight Hardware Transactional Memory for GPU Scratchpad Memory; *TC June 2018* 816-829
- Vivien, F.**, *see* Han, L., *TC Aug. 2018* 1105-1120
- Vliegen, J.**, *see* Sinha Roy, S., *TC Nov. 2018* 1637-1650

W

- Wan, J.**, *see* Wang, H., *TC May 2018* 617-630
- Wang, C.**, *see* Zhang, Y., *TC April 2018* 457-468
- Wang, C.**, Wei, Q., Yang, J., Chen, C., Yang, Y., and Xue, M., NV-Dedup: High-Performance Inline Deduplication for Non-Volatile Memory; *TC May 2018* 658-671
- Wang, H.**, Wan, J., Tan, S.X., Zhang, C., Tang, H., Yuan, Y., Huang, K., and Zhang, Z., A Fast Leakage-Aware Full-Chip Transient Thermal Estimation Method; *TC May 2018* 617-630
- Wang, J.**, *see* Jiao, X., *TC June 2018* 771-783
- Wang, J.**, *see* Huang, D., *TC March 2018* 388-402
- Wang, K.**, *see* Calinescu, G., *TC Aug. 2018* 1121-1135
- Wang, S.**, *see* Liang, Y., *TC Dec. 2018* 1750-1764
- Wang, T.**, *see* Xie, X., *TC June 2018* 890-897
- Wang, T.**, *see* Wei, C., *TC Jan. 2018* 2-8
- Wang, X.**, Singh, A.K., Li, B., Yang, Y., Li, H., and Mak, T., Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems; *TC Feb. 2018* 178-192
- Wang, X.**, *see* Shen, J., *TC April 2018* 573-581
- Wang, Y.**, *see* Zhang, J., *TC May 2018* 604-616
- Wang, Y.**, *see* Liu, Y., *TC Sept. 2018* 1273-1286
- Wang, Z.**, *see* Huang, K., *TC April 2018* 559-565
- Wei, C.**, Cai, X., Liu, B., Wang, T., and Gao, F., A Generic Construction of Quantum-Oblivious-Key-Transfer-Based Private Query with Ideal Database Security and Zero Failure; *TC Jan. 2018* 2-8
- Wei, H.**, *see* Chen, T., *TC July 2018* 1023-1038
- Wei, H.**, *see* Chen, S., *TC Sept. 2018* 1246-1258
- Wei, Q.**, *see* Zhang, Y., *TC April 2018* 457-468
- Wei, Q.**, *see* Wang, C., *TC May 2018* 658-671
- Whyte, W.**, *see* Dai, W., *TC Nov. 2018* 1572-1583
- Wickerson, J.**, *see* Ramanathan, N., *TC July 2018* 992-1006
- Wild, A.**, Moradi, A., and Guneysoy, T., GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs; *TC March 2018* 375-387
- Wimer, S.**, *see* Frankel, B., *TC Sept. 2018* 1331-1340
- Winterhalter, T.**, *see* Guerrini, E., *TC March 2018* 418-431
- Wu, C.**, Lee, K., and Su, A.P., A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip; *TC Sept. 2018* 1231-1245
- Wu, Y.**, *see* Xie, X., *TC June 2018* 890-897
- Wu, Y.**, *see* Feng, H., *TC Feb. 2018* 252-267

X

- Xiao, Y.**, *see* Fu, M., *TC Sept. 2018* 1259-1272
- Xiao, Z.**, *see* Ren, S., *TC Jan. 2018* 45-58
- Xie, J.Y.**, *see* Lao, B., *TC Dec. 2018* 1737-1749
- Xie, X.**, Liang, Y., Li, X., Wu, Y., Sun, G., Wang, T., and Fan, D., CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs; *TC June 2018* 890-897
- King, L.**, *see* Mo, Y., *TC Jan. 2018* 59-72
- Xue, C.J.**, *see* Calinescu, G., *TC Aug. 2018* 1121-1135
- Xue, C.J.**, *see* Li, Q., *TC Dec. 2018* 1663-1676
- Xue, M.**, *see* Zhang, Y., *TC April 2018* 457-468
- Xue, M.**, *see* Wang, C., *TC May 2018* 658-671

Y

- Yaghini, P.M.**, *see* Verbeek, F., *TC July 2018* 905-919
Yakovlev, A., *see* Shafik, R., *TC Oct. 2018* 1445-1461
Yan, X., *see* Zhou, Q., *TC Dec. 2018* 1780-1793
Yang, G., *see* AlTawy, R., *TC Sept. 2018* 1341-1358
Yang, J., *see* Wang, C., *TC May 2018* 658-671
Yang, J., *see* Han, H., *TC Aug. 2018* 1193-1201
Yang, J., *see* Kim, S., *TC Aug. 2018* 1184-1192
Yang, L., *see* Liu, W., *TC Dec. 2018* 1818-1834
Yang, L., *see* Zhou, Q., *TC Dec. 2018* 1780-1793
Yang, M., *see* Chen, T., *TC July 2018* 1023-1038
Yang, Y., *see* Wang, X., *TC Feb. 2018* 178-192
Yang, Y., *see* Wang, C., *TC May 2018* 658-671
Yao, Y., *see* Lu, Z., *TC Oct. 2018* 1506-1524
Ye, M., *see* Huang, D., *TC March 2018* 388-402
Yi, W., *see* Chen, G., *TC April 2018* 543-558
Yi, W., *see* Liu, D., *TC July 2018* 975-991
Yin, J., *see* Huang, D., *TC March 2018* 388-402
Yin, J., Tang, Y., Deng, S., Li, Y., and Zomaya, A.Y., *D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage*; *TC Feb. 2018* 193-207
Yoon, M.K., *see* Oh, Y., *TC Sept. 2018* 1366-1373
Yuan, X., *see* Zhang, Y., *TC April 2018* 457-468
Yuan, Y., *see* Wang, H., *TC May 2018* 617-630

Z

- Zaccaria, V.**, Melzani, F., and Bertoni, G., Spectral Features of Higher-Order Side-Channel Countermeasures; *TC April 2018* 596-603
Zadegan, F.G., Nikolov, D., and Larsson, E., On-Chip Fault Monitoring Using Self-Reconfiguring IEEE 1687 Networks; *TC Feb. 2018* 237-251
Zadegan, F.G., *see* Cantoro, R., *TC Dec. 2018* 1806-1817
Zambreno, J., *see* Grieve, A., *TC Aug. 2018* 1092-1104
Zapater, M., *see* Andreev, A.A., *TC Jan. 2018* 73-85
Zeng, H., *see* Caplan, J., *TC April 2018* 582-588
Zergainoh, N., *see* Charif, A., *TC Oct. 2018* 1430-1444
Zhang, C., *see* Wang, H., *TC May 2018* 617-630
Zhang, J., Chen, S., and Wang, Y., Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications; *TC May 2018* 604-616
Zhang, K., *see* Shen, J., *TC April 2018* 573-581
Zhang, R., *see* Sha, E.H., *TC March 2018* 432-448
Zhang, T., and Lee, R.B., Design, Implementation and Verification of Cloud Architecture for Monitoring a Virtual Machine's Security Health; *TC June 2018* 799-815
Zhang, W., *see* Liu, W., *TC Dec. 2018* 1818-1834
Zhang, W., *see* Liang, Y., *TC Dec. 2018* 1750-1764
Zhang, X., *see* Huang, D., *TC March 2018* 388-402
Zhang, Y., Wei, Q., Chen, C., Xue, M., Yuan, X., and Wang, C., Dynamic Scheduling with Service Curve for QoS Guarantee of Large-Scale Cloud Storage; *TC April 2018* 457-468
Zhang, Z., *see* Mo, Y., *TC Jan. 2018* 59-72
Zhang, Z., *see* Wang, H., *TC May 2018* 617-630
Zhang, Z., *see* Dai, W., *TC Nov. 2018* 1572-1582
Zhou, J., *see* Huang, D., *TC March 2018* 388-402
Zhou, Q., Yang, L., and Yan, X., Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching; *TC Dec. 2018* 1780-1793
Zhou, Y., *see* Shen, J., *TC April 2018* 573-581
Zhuge, Q., *see* Sha, E.H., *TC March 2018* 432-448
Zomaya, A.Y., *see* Yin, J., *TC Feb. 2018* 193-207

SUBJECT INDEX**A****Acceleration**

A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol. *Faz-Hernandez, A.*, +, *TC Nov. 2018* 1622-1636

Fast Data Delivery for Many-Core Processors. *Bakhshaliour, M.*, +, *TC Oct. 2018* 1416-1429

HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation. *Sinha Roy, S.*, +, *TC Nov. 2018* 1637-1650

Memory and Communication Profiling for Accelerator-Based Platforms. *Ashraf, I.*, +, *TC July 2018* 934-948

Ada

ADAS on COTS with OpenCL: A Case Study with Lane Detection. *Huang, K.*, +, *TC April 2018* 559-565

Adaptation models

An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U.*, +, *TC Dec. 2018* 1677-1691

Adders

Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J.*, +, *TC May 2018* 604-616

Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A.*, +, *TC Feb. 2018* 149-159

Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y.*, +, *TC May 2018* 631-645

Aerospace electronics

D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage. *Yin, J.*, +, *TC Feb. 2018* 193-207

Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S.*, +, *TC Dec. 2018* 1794-1805

Aging

Aging-Aware Boosting. *Khdr, H.*, +, *TC Sept. 2018* 1217-1230

Algorithm design and analysis

Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H.*, +, *TC Feb. 2018* 252-267

Analytical models

A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems. *He, S.*, +, *TC Oct. 2018* 1374-1387

FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs. *Liang, Y.*, +, *TC Dec. 2018* 1750-1764

Application specific integrated circuits

GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs. *Wild, A.*, +, *TC March 2018* 375-387

Approximate computing

Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems. *Lu, J.*, +, *TC Feb. 2018* 222-236

Approximation algorithms

Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G.*, +, *TC Dec. 2018* 1692-1702

Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems. *Lu, J.*, +, *TC Feb. 2018* 222-236

Approximation theory

Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J.*, +, *TC May 2018* 604-616

Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A.*, +, *TC Feb. 2018* 149-159

Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G.*, +, *TC Aug. 2018* 1121-1135

Artificial intelligence

Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G.*, +, *TC Dec. 2018* 1692-1702

Asynchronous circuits

A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P.*, +, *TC March 2018* 403-417

Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y.*, +, *TC May 2018* 631-645

Authorization

Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyriak, M.*, +, *TC March 2018* 307-321

Automotive electronics

ADAS on COTS with OpenCL: A Case Study with Lane Detection. *Huang, K.*, +, *TC April 2018* 559-565

Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A.*, +, *TC Jan. 2018* 115-129

Avionics

Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A.*, +, *TC Feb. 2018* 299-304

B**Back-up procedures**

A Simulation Analysis of Redundancy and Reliability in Primary Storage Deduplication. *Fu, M., +, TC Sept. 2018 1259-1272*

Backpropagation

A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*

Bandwidth

A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems. *He, S., +, TC Oct. 2018 1374-1387*

Belief networks

Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*

Big Data

A GPU-Aware Parallel Index for Processing High-Dimensional Big Data. *Kim, M., +, TC Oct. 2018 1388-1402*

Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*

Efficient Data-Allocation Scheme for Eliminating Garbage Collection During Analysis of Big Graphs Stored in NAND Flash Memory. *Uchigaito, H., +, TC May 2018 646-657*

FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous CPU-GPU Clusters for Big Data. *Chen, C., +, TC Dec. 2018 1765-1779*

Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*

Binary decision diagrams

Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*

Boolean algebra

Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*

Boolean functions

NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*

STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*

Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*

Boosting

An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*

Boundary scan testing

Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning. *Kim, S., +, TC Aug. 2018 1184-1192*

Brain modeling

Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems. *Lu, J., +, TC Feb. 2018 222-236*

Buffer storage

Subpage-Aware Solid State Drive for Improving Lifetime and Performance. *Kang, M., +, TC Oct. 2018 1492-1505*

Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost. *Choi, I., +, TC Dec. 2018 1835-1839*

Built-in self-test

Test of Reconfigurable Modules in Scan Networks. *Cantoro, R., +, TC Dec. 2018 1806-1817*

C**Cache storage**

A Compositional Approach for Verifying Protocols Running on On-Chip Networks. *Verbeek, F., +, TC July 2018 905-919*

Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*

Analytical Miss Rate Calculation of L2 Cache from the RD Profile of L1 Cache. *Sabarimuthu, J.M., +, TC Jan. 2018 9-15*

ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TC Aug. 2018 1092-1104*

CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs. *Xie, X., +, TC June 2018 890-897*

NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors. *Shu, W., +, TC May 2018 740-747*

Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors. *Naithani, A., +, TC June 2018 830-846*

Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs. *Jadidi, A., +, TC July 2018 1054-1061*

Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*

Towards the Design of Efficient and Consistent Index Structure with Minimal Write Activities for Non-Volatile Memory. *Sha, E.H., +, TC March 2018 432-448*

Calculators

A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*

Capacitors

Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs. *Seol, H., +, TC Oct. 2018 1403-1415*

Certification

Mapping and Scheduling Mixed-Criticality Systems with On-Demand Redundancy. *Caplan, J., +, TC April 2018 582-588*

Checkpointing

Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*

Ciphers

Cube Attacks on Non-Blackbox Polynomials Based on Division Property. *Todo, Y., +, TC Dec. 2018 1720-1736*

Circuit faults

Test of Reconfigurable Modules in Scan Networks. *Cantoro, R., +, TC Dec. 2018 1806-1817*

Circuit optimization

Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J., +, TC May 2018 604-616*

Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*

Circuit stability

STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*

Cloud computing

Design, Implementation and Verification of Cloud Architecture for Monitoring a Virtual Machine's Security Health. *Zhang, T., +, TC June 2018 799-815*

Dynamic Scheduling with Service Curve for QoS Guarantee of Large-Scale Cloud Storage. *Zhang, Y., +, TC April 2018 457-468*

HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation. *Sinha Roy, S., +, TC Nov. 2018 1637-1650*

Clustering algorithms

Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*

CMOS logic circuits

Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*

CMOS memory circuits

Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J., +, TC May 2018 604-616*

Codecs

Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*

Combinatorial mathematics

Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J., +, TC May 2018 604-616*

Communication systems

A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*

Complexity theory

Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S., +, TC Dec. 2018 1794-1805*

Compressors

Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*

Computability

STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*

- Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*
- Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*
- Computational complexity**
- A TMDTO Attack Against Lizard. *Maitra, S., +, TC May 2018 733-739*
- Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*
- Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials. *Imana, J.L., TC June 2018 898-904*
- Scheduling Analysis of Imprecise Mixed-Criticality Real-Time Tasks. *Liu, D., +, TC July 2018 975-991*
- Computational modeling**
- An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U., +, TC Dec. 2018 1677-1691*
- Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*
- FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs. *Liang, Y., +, TC Dec. 2018 1750-1764*
- Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems. *Lu, J., +, TC Feb. 2018 222-236*
- ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems. *Savino, A., +, TC Oct. 2018 1462-1477*
- Computer architecture**
- An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*
- Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*
- Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G., +, TC Dec. 2018 1692-1702*
- Guest Editors' Introduction to the Special Issue on Cryptographic Engineering in a Post-Quantum World: State of the Art Advances. *Liu, Z., +, TC Nov. 2018 1532-1534*
- HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation. *Sinha Roy, S., +, TC Nov. 2018 1637-1650*
- Memory and Communication Profiling for Accelerator-Based Platforms. *Ashraf, I., +, TC July 2018 934-948*
- Special Section on Secure Computer Architectures. *Schaumont, P., +, TC March 2018 305-306*
- Subpage-Aware Solid State Drive for Improving Lifetime and Performance. *Kang, M., +, TC Oct. 2018 1492-1505*
- Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost. *Choi, I., +, TC Dec. 2018 1835-1839*
- Computer security**
- Special Section on Secure Computer Architectures. *Schaumont, P., +, TC March 2018 305-306*
- Concurrency control**
- Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware. *Ramanathan, N., +, TC July 2018 992-1006*
- Contracts**
- Dynamic Scheduling with Service Curve for QoS Guarantee of Large-Scale Cloud Storage. *Zhang, Y., +, TC April 2018 457-468*
- Utilization-Based Scheduling of Flexible Mixed-Criticality Real-Time Tasks. *Chen, G., +, TC April 2018 543-558*
- Cooling**
- PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Coprocessors**
- Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. *Choi, W., +, TC May 2018 672-686*
- Correlation**
- Fast Data Delivery for Many-Core Processors. *Bakhshalipour, M., +, TC Oct. 2018 1416-1429*
- Cryptographic protocols**
- A Generic Construction of Quantum-Oblivious-Key-Transfer-Based Private Query with Ideal Database Security and Zero Failure. *Wei, C., +, TC Jan. 2018 2-8*
- A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography. *Koziel, B., +, TC Nov. 2018 1594-1609*
- A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P., +, TC March 2018 403-417*
- Loop-Abort Faults on Lattice-Based Signature Schemes and Key Exchange Protocols. *Espitau, T., +, TC Nov. 2018 1535-1549*
- Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*
- Practical Randomized RLWE-Based Key Exchange Against Signal Leakage Attack. *Gao, X., +, TC Nov. 2018 1584-1593*
- Cryptography**
- A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol. *Faz-Hernandez, A., +, TC Nov. 2018 1622-1636*
- A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P., +, TC March 2018 403-417*
- A TMDTO Attack Against Lizard. *Maitra, S., +, TC May 2018 733-739*
- CDT-Based Gaussian Sampling: From Multi to Double Precision. *Aguilar-Melchor, C., +, TC Nov. 2018 1610-1621*
- Constant-Time Discrete Gaussian Sampling. *Karmakar, A., +, TC Nov. 2018 1561-1571*
- Efficient Detection for Malicious and Random Errors in Additive Encrypted Computation. *Tsoutsos, N.G., +, TC Jan. 2018 16-31*
- FFT-Based McLaughlin's Montgomery Exponentiation without Conditional Selections. *Dai, W., +, TC Sept. 2018 1301-1314*
- GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs. *Wild, A., +, TC March 2018 375-387*
- Guest Editors' Introduction to the Special Issue on Cryptographic Engineering in a Post-Quantum World: State of the Art Advances. *Liu, Z., +, TC Nov. 2018 1532-1534*
- Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm. *Migliore, V., +, TC March 2018 335-347*
- On Practical Discrete Gaussian Samplers for Lattice-Based Cryptography. *Howe, J., +, TC March 2018 322-334*
- Optimization of Message Encryption for Real-Time Applications in Embedded Systems. *Aminifar, A., +, TC May 2018 748-754*
- Special Section on Secure Computer Architectures. *Schaumont, P., +, TC March 2018 305-306*
- Spectral Features of Higher-Order Side-Channel Countermeasures. *Zaccaria, V., +, TC April 2018 596-603*
- Start Simple and then Refine: Bias-Variance Decomposition as a Diagnosis Tool for Leakage Profiling. *Lerman, L., +, TC Feb. 2018 268-283*
- Tight Bounds of Differentially and Linearly Active S-Boxes and Division Property of Lilliput. *Sasaki, Y., +, TC May 2018 717-732*
- Towards a Cryptographic Minimal Design: The sLiSCP Family of Permutations. *Altawy, R., +, TC Sept. 2018 1341-1358*

D**Data analysis**

Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*

Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*

Data compression

Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A., +, TC Feb. 2018 149-159*

Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning. *Kim, S., +, TC Aug. 2018 1184-1192*

wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM. *Chen, T., +, TC July 2018 1023-1038*

Data integrity

Efficient Detection for Malicious and Random Errors in Additive Encrypted Computation. *Tsoutsos, N.G., +, TC Jan. 2018 16-31*

Data mining

ClusterFetch: A Lightweight Prefetcher for Intensive Disk Reads. *Ryu, J., +, TC Feb. 2018 284-290*

Data models

A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems. *He, S., +, TC Oct. 2018 1374-1387*

Data protection

Efficient Detection for Malicious and Random Errors in Additive Encrypted Computation. *Tsoutsos, N.G., +, TC Jan. 2018 16-31*

Lightweight Hardware Transactional Memory for GPU Scratchpad Memory. *Villegas, A., +, TC June 2018 816-829*

Optimization of Message Encryption for Real-Time Applications in Embedded Systems. *Aminifar, A., +, TC May 2018 748-754*

Data structures

A GPU-Aware Parallel Index for Processing High-Dimensional Big Data. *Kim, M., +, TC Oct. 2018 1388-1402*

ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TC Aug. 2018 1092-1104*

Database indexing

Towards the Design of Efficient and Consistent Index Structure with Minimal Write Activities for Non-Volatile Memory. *Sha, E.H., +, TC March 2018 432-448*

Debugging

Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost. *Choi, I., +, TC Dec. 2018 1835-1839*

Decision diagrams

Performability Analysis of Large-Scale Multi-State Computing Systems. *Mo, Y., +, TC Jan. 2018 59-72*

Decoding

A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*

Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*

Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*

Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning. *Kim, S., +, TC Aug. 2018 1184-1192*

Degradation

Robust Mixed-Criticality Systems. *Burns, A., +, TC Oct. 2018 1478-1491*

Delays

A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*

Fast Data Delivery for Many-Core Processors. *Bakhshaliipour, M., +, TC Oct. 2018 1416-1429*

Differential phase shift keying

A Generic Construction of Quantum-Oblivious-Key-Transfer-Based Private Query with Ideal Database Security and Zero Failure. *Wei, C., +, TC Jan. 2018 2-8*

Digital arithmetic

Digit Serial Methods with Applications to Division and Square Root. *Ferguson, W.E., +, TC March 2018 449-456*

Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm. *Migliore, V., +, TC March 2018 335-347*

Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*

Digital circuits

CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units. *Jiao, X., +, TC June 2018 771-783*

Digital signal processors

Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching. *Zhou, Q., +, TC Dec. 2018 1780-1793*

Digital signatures

A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography. *Koziel, B., +, TC Nov. 2018 1594-1609*

Loop-Abort Faults on Lattice-Based Signature Schemes and Key Exchange Protocols. *Espitau, T., +, TC Nov. 2018 1535-1549*

Directed graphs

Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*

Discrete cosine transforms

Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A., +, TC Feb. 2018 149-159*

Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G., +, TC Dec. 2018 1692-1702*

Disk drives

Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*

Distributed databases

Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*

Divide and conquer methods

The Suboptimal Routing Algorithm for 2D Mesh Network. *Tang, M., +, TC May 2018 704-716*

DRAM chips

Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs. *Seol, H., +, TC Oct. 2018 1403-1415*

EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory. *Shin, H.H., +, TC Jan. 2018 32-44*

Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors. *Frankel, B., +, TC Sept. 2018 1331-1340*

Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories. *Guo, X., +, TC June 2018 847-860*

Type Information Elimination from Objects on Architectures with Tagged Pointers Support. *Rodchenko, A., +, TC Jan. 2018 130-143*

Dynamic programming

Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*

Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading. *Chen, K., +, TC April 2018 484-497*

E

Electric breakdown

Fast Data Delivery for Many-Core Processors. *Bakhshaliipour, M., +, TC Oct. 2018 1416-1429*

Electrolytes

PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*

Electronic engineering computing

Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*

Elliptic curves

A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol. *Faz-Hernandez, A., +, TC Nov. 2018 1622-1636*

Embedded systems

Aging-Aware Workload Management on Embedded GPU Under Process Variation. *Lee, H., +, TC July 2018 920-933*

Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*

Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyrbæk, M., +, TC March 2018 307-321*

Network Synthesis for Distributed Embedded Systems. *Fraccaroli, E., +, TC Sept. 2018 1315-1330*

On-Chip Fault Monitoring Using Self-Reconfiguring IEEE 1687 Networks. *Zadegan, F.G., +, TC Feb. 2018 237-251*

Optimization of Message Encryption for Real-Time Applications in Embedded Systems. *Aminifar, A., +, TC May 2018 748-754*

Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors. *Frankel, B., +, TC Sept. 2018 1331-1340*

Real-Power Computing. *Shafik, R., +, TC Oct. 2018 1445-1461*

Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*

Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*

wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM. *Chen, T., +, TC July 2018 1023-1038*

Encryption

HECloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation. *Sinha Roy, S., +, TC Nov. 2018 1637-1650*

Optimizing Polynomial Convolution for NTRUEncrypt. *Dai, W., +, TC Nov. 2018 1572-1583*

Energy conservation

Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*

Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures. *Lee, C., +, TC April 2018 498-512*

Energy consumption

Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*

Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*

- Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip. *Liu, W., +, TC Dec. 2018 1818-1834*
- Error analysis**
- Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A., +, TC Feb. 2018 149-159*
 - Unbiased Rounding for HUB Floating-Point Addition. *Villalba-Moreno, J., +, TC Sept. 2018 1359-1365*
- Error correction**
- A Generic Construction of Quantum-Oblivious-Key-Transfer-Based Private Query with Ideal Database Security and Zero Failure. *Wei, C., +, TC Jan. 2018 2-8*
 - Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*
- Error correction codes**
- A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*
 - Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*
 - Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*
 - FPGA-Based Data Storage System on NAND Flash Memory in RAID 6 Architecture for In-Line Pipeline Inspection Gauges. *Rodriguez-Olivares, N.A., +, TC July 2018 1046-1053*
 - Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories. *Guo, X., +, TC June 2018 847-860*
- Error detection**
- A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs. *Gonzalez-Toral, R., +, TC July 2018 1039-1045*
 - Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*
 - Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading. *Chen, K., +, TC April 2018 484-497*
- Error detection codes**
- Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*
- Error statistics**
- READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution. *Han, H., +, TC Aug. 2018 1193-1201*
- Estimation**
- Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H., +, TC Feb. 2018 252-267*
- Euclidean distance**
- Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H., +, TC Feb. 2018 252-267*
- F**
- Fast Fourier transforms**
- A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs. *Gonzalez-Toral, R., +, TC July 2018 1039-1045*
 - FFT-Based McLaughlin's Montgomery Exponentiation without Conditional Selections. *Dai, W., +, TC Sept. 2018 1301-1314*
 - Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm. *Migliore, V., +, TC March 2018 335-347*
 - Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers. *Dieguez, A.P., +, TC Jan. 2018 86-101*
- Fault diagnosis**
- On-Chip Fault Monitoring Using Self-Reconfiguring IEEE 1687 Networks. *Zadegan, F.G., +, TC Feb. 2018 237-251*
- Fault tolerance**
- Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*
 - Metastability-Containing Circuits. *Friedrichs, S., +, TC Aug. 2018 1167-1183*
 - Robust Mixed-Criticality Systems. *Burns, A., +, TC Oct. 2018 1478-1491*
- Fault tolerant computing**
- Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*
 - Mapping and Scheduling Mixed-Criticality Systems with On-Demand Redundancy. *Caplan, J., +, TC April 2018 582-588*
- Fault tolerant systems**
- Robust Mixed-Criticality Systems. *Burns, A., +, TC Oct. 2018 1478-1491*
- Feature extraction**
- Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems. *Lu, J., +, TC Feb. 2018 222-236*
- Feedforward neural networks**
- On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. *Choi, W., +, TC May 2018 672-686*
- Field programmable gate arrays**
- A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography. *Koziel, B., +, TC Nov. 2018 1594-1609*
 - A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P., +, TC March 2018 403-417*
 - A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs. *Gonzalez-Toral, R., +, TC July 2018 1039-1045*
 - Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*
 - Bitstream Fault Injections (BiFI)-Automated Fault Attacks Against SRAM-Based FPGAs. *Swierczynski, P., +, TC March 2018 348-360*
 - Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*
 - DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture. *Kamali, H.M., +, TC Feb. 2018 208-221*
 - Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*
 - Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials. *Imana, J.L., TC June 2018 898-904*
 - FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs. *Liang, Y., +, TC Dec. 2018 1750-1764*
 - FPGA-Based Data Storage System on NAND Flash Memory in RAID 6 Architecture for In-Line Pipeline Inspection Gauges. *Rodriguez-Olivares, N.A., +, TC July 2018 1046-1053*
 - GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs. *Wild, A., +, TC March 2018 375-387*
 - Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyrbiak, M., +, TC March 2018 307-321*
 - Memory and Communication Profiling for Accelerator-Based Platforms. *Ashraf, I., +, TC July 2018 934-948*
 - On Practical Discrete Gaussian Samplers for Lattice-Based Cryptography. *Howe, J., +, TC March 2018 322-334*
 - STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*
- Filtering**
- Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H., +, TC Feb. 2018 252-267*
- Finite element analysis**
- Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S., +, TC Dec. 2018 1794-1805*
- Flash memories**
- Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*
 - Efficient Data-Allocation Scheme for Eliminating Garbage Collection During Analysis of Big Graphs Stored in NAND Flash Memory. *Uchigaito, H., +, TC May 2018 646-657*
 - FPGA-Based Data Storage System on NAND Flash Memory in RAID 6 Architecture for In-Line Pipeline Inspection Gauges. *Rodriguez-Olivares, N.A., +, TC July 2018 1046-1053*
- Flexible electronics**
- Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*
- Flip-flops**
- Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*
 - NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*
- Floating point arithmetic**
- A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*
 - CDT-Based Gaussian Sampling: From Multi to Double Precision. *Aguilar-Melchor, C., +, TC Nov. 2018 1610-1621*

- Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- Unbiased Rounding for HUB Floating-Point Addition. *Villalba-Moreno, J., +, TC Sept. 2018 1359-1365*
- Formal specification**
- Performanceability Analysis of Large-Scale Multi-State Computing Systems. *Mo, Y., +, TC Jan. 2018 59-72*
- Formal verification**
- A Compositional Approach for Verifying Protocols Running on On-Chip Networks. *Verbeek, F., +, TC July 2018 905-919*
- Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*
- G**
- Galois fields**
- Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials. *Imana, J.L., TC June 2018 898-904*
- Gaussian distribution**
- Constant-Time Discrete Gaussian Sampling. *Karmakar, A., +, TC Nov. 2018 1561-1571*
- Gaussian processes**
- CDT-Based Gaussian Sampling: From Multi to Double Precision. *Aguilar-Melchor, C., +, TC Nov. 2018 1610-1621*
- On Practical Discrete Gaussian Samplers for Lattice-Based Cryptography. *Howe, J., +, TC March 2018 322-334*
- Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S., +, TC Dec. 2018 1794-1805*
- Generators**
- A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*
- Graph theory**
- Efficient Data-Allocation Scheme for Eliminating Garbage Collection During Analysis of Big Graphs Stored in NAND Flash Memory. *Uchigaito, H., +, TC May 2018 646-657*
- Graphics processing units**
- A GPU-Aware Parallel Index for Processing High-Dimensional Big Data. *Kim, M., +, TC Oct. 2018 1388-1402*
- Aging-Aware Workload Management on Embedded GPU Under Process Variation. *Lee, H., +, TC July 2018 920-933*
- An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U., +, TC Dec. 2018 1677-1691*
- CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs. *Xie, X., +, TC June 2018 890-897*
- FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous CPU-GPU Clusters for Big Data. *Chen, C., +, TC Dec. 2018 1765-1779*
- Lightweight Hardware Transactional Memory for GPU Scratchpad Memory. *Villegas, A., +, TC June 2018 816-829*
- Memory and Communication Profiling for Accelerator-Based Platforms. *Ashraf, I., +, TC July 2018 934-948*
- On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. *Choi, W., +, TC May 2018 672-686*
- Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers. *Dieguez, A.P., +, TC Jan. 2018 86-101*
- StaleLearn: Learning Acceleration with Asynchronous Synchronization Between Model Replicas on PIM. *Lee, J.H., +, TC June 2018 861-873*
- WASP: Selective Data Prefetching with Monitoring Runtime Warp Progress on GPUs. *Oh, Y., +, TC Sept. 2018 1366-1373*
- H**
- Hard disks**
- Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*
- Hardware**
- HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation. *Sinha Roy, S., +, TC Nov. 2018 1637-1650*
- ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems. *Savino, A., +, TC Oct. 2018 1462-1477*
- Hardware-software codesign**
- Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm. *Migliore, V., +, TC March 2018 335-347*
- Heat sinks**
- PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Heuristic algorithms**
- An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U., +, TC Dec. 2018 1677-1691*
- Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*
- High level synthesis**
- Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware. *Ramanathan, N., +, TC July 2018 992-1006*
- Huffman codes**
- Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning. *Kim, S., +, TC Aug. 2018 1184-1192*
- I**
- IEEE standards**
- On-Chip Fault Monitoring Using Self-Reconfiguring IEEE 1687 Networks. *Zadegan, F.G., +, TC Feb. 2018 237-251*
- Image coding**
- Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A., +, TC Feb. 2018 149-159*
- Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G., +, TC Dec. 2018 1692-1702*
- Image filtering**
- Approximate DCT Image Compression Using Inexact Computing. *Almurib, H.A., +, TC Feb. 2018 149-159*
- Information retrieval**
- Towards the Design of Efficient and Consistent Index Structure with Minimal Write Activities for Non-Volatile Memory. *Sha, E.H., +, TC March 2018 432-448*
- Inspection**
- FPGA-Based Data Storage System on NAND Flash Memory in RAID 6 Architecture for In-Line Pipeline Inspection Gauges. *Rodriguez-Olivares, N.A., +, TC July 2018 1046-1053*
- Instruction sets**
- Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*
- Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyrbialk, M., +, TC March 2018 307-321*
- Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*
- Instruments**
- Memory and Communication Profiling for Accelerator-Based Platforms. *Ashraf, I., +, TC July 2018 934-948*
- Test of Reconfigurable Modules in Scan Networks. *Cantoro, R., +, TC Dec. 2018 1806-1817*
- Integer programming**
- Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*
- Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*
- Tight Bounds of Differentially and Linearly Active S-Boxes and Division Property of Lilliput. *Sasaki, Y., +, TC May 2018 717-732*
- Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*
- Integrated circuit design**
- Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J., +, TC May 2018 604-616*
- Aging-Aware Boosting. *Khdr, H., +, TC Sept. 2018 1217-1230*
- CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units. *Jiao, X., +, TC June 2018 771-783*
- Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs. *Jadidi, A., +, TC July 2018 1054-1061*

- Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*
- Integrated circuit manufacture**
- Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*
- Integrated circuit modeling**
- PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*
- Integrated circuit packaging**
- PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Integrated circuit reliability**
- Aging-Aware Boosting. *Khdr, H., +, TC Sept. 2018 1217-1230*
- CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units. *Jiao, X., +, TC June 2018 771-783*
- Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*
- Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*
- On-Chip Fault Monitoring Using Self-Reconfiguring IEEE 1687 Networks. *Zadegan, F.G., +, TC Feb. 2018 237-251*
- READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution. *Han, H., +, TC Aug. 2018 1193-1201*
- STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*
- Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*
- Integrated circuit testing**
- Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning. *Kim, S., +, TC Aug. 2018 1184-1192*
- On-Chip Fault Monitoring Using Self-Reconfiguring IEEE 1687 Networks. *Zadegan, F.G., +, TC Feb. 2018 237-251*
- Integrated memory circuits**
- Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*
- Internal combustion engines**
- Response-Time Analysis of Engine Control Applications Under Fixed-Priority Scheduling. *Biondi, A., +, TC May 2018 687-703*
- Internet of Things**
- Hardware-Based Trusted Computing Architectures for Isolation and Attestation. *Maene, P., +, TC March 2018 361-374*
- Network Synthesis for Distributed Embedded Systems. *Fraccaroli, E., +, TC Sept. 2018 1315-1330*
- Ising model**
- Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J., +, TC May 2018 604-616*
- J**
- Java**
- FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous CPU-GPU Clusters for Big Data. *Chen, C., +, TC Dec. 2018 1765-1779*
- Type Information Elimination from Objects on Architectures with Tagged Pointers Support. *Rodchenko, A., +, TC Jan. 2018 130-143*
- Jitter**
- Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*
- L**
- Lattices**
- Optimizing Polynomial Convolution for NTRUEncrypt. *Dai, W., +, TC Nov. 2018 1572-1583*
- Layout**
- A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems. *He, S., +, TC Oct. 2018 1374-1387*
- Leakage currents**
- NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*
- Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories. *Guo, X., +, TC June 2018 847-860*
- Learning (artificial intelligence)**
- A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P., +, TC March 2018 403-417*
- CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units. *Jiao, X., +, TC June 2018 771-783*
- On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. *Choi, W., +, TC May 2018 672-686*
- Linear programming**
- Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*
- Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*
- Tight Bounds of Differentially and Linearly Active S-Boxes and Division Property of Lilliput. *Sasaki, Y., +, TC May 2018 717-732*
- Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*
- Linux**
- ClusterFetch: A Lightweight Prefetcher for Intensive Disk Reads. *Ryu, J., +, TC Feb. 2018 284-290*
- Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*
- Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems. *Kim, C., +, TC Aug. 2018 1136-1152*
- Load modeling**
- Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*
- Local area networks**
- PerfBound: Conserving Energy with Bounded Overheads in On/Off-Based HPC Interconnects. *Saravanan, K.P., +, TC July 2018 960-974*
- Logic circuits**
- CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units. *Jiao, X., +, TC June 2018 771-783*
- Metastability-Containing Circuits. *Friedrichs, S., +, TC Aug. 2018 1167-1183*
- Logic design**
- A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs. *Gonzalez-Toral, R., +, TC July 2018 1039-1045*
- Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*
- CLIM: A Cross-Level Workload-Aware Timing Error Prediction Model for Functional Units. *Jiao, X., +, TC June 2018 771-783*
- Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*
- Metastability-Containing Circuits. *Friedrichs, S., +, TC Aug. 2018 1167-1183*
- NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*
- STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*
- Logic gates**
- Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*
- An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*
- Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S., +, TC Dec. 2018 1794-1805*
- Low-power electronics**
- Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory. *Shin, H.H., +, TC Jan. 2018 32-44*
- Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors. *Frankel, B., +, TC Sept. 2018 1331-1340*
- wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM. *Chen, T., +, TC July 2018 1023-1038*

M**Magnetic logic**

Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*

Magnetic tunneling

NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*

Magnetoelectronics

Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*

NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*

Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs. *Jadidi, A., +, TC July 2018 1054-1061*

Masks

Mitigating Observability Loss of Toggle-Based X-Masking via Scan Chain Partitioning. *Kim, S., +, TC Aug. 2018 1184-1192*

Matrix decomposition

Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S., +, TC Dec. 2018 1794-1805*

Matrix multiplication

Randomized Mixed-Radix Scalar Multiplication. *Guerrini, E., +, TC March 2018 418-431*

Measurement

Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*

Memory

FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous CPU-GPU Clusters for Big Data. *Chen, C., +, TC Dec. 2018 1765-1779*

Memory architecture

Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors. *Frankel, B., +, TC Sept. 2018 1331-1340*

READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution. *Han, H., +, TC Aug. 2018 1193-1201*

Memory management

Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs. *Seol, H., +, TC Oct. 2018 1403-1415*

Memristor circuits

Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*

Message systems

Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*

Meta data

Lightweight Hardware Transactional Memory for GPU Scratchpad Memory. *Villegas, A., +, TC June 2018 816-829*

NV-Dedup: High-Performance Inline Deduplication for Non-Volatile Memory. *Wang, C., +, TC May 2018 658-671*

wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM. *Chen, T., +, TC July 2018 1023-1038*

Microcontrollers

Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*

Microprocessor chips

adBoost: Thermal Aware Performance Boosting Through Dark Silicon Patternning. *Kanduri, A., +, TC Aug. 2018 1062-1077*

Aging-Aware Boosting. *Khdr, H., +, TC Sept. 2018 1217-1230*

Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*

Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*

Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems. *Kim, C., +, TC Aug. 2018 1136-1152*

Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyrbialk, M., +, TC March 2018 307-321*

NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors. *Shu, W., +, TC May 2018 740-747*

Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors. *Naithani, A., +, TC June 2018 830-846*

READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution. *Han, H., +, TC Aug. 2018 1193-1201*

Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*

STEM: A Thermal-Constrained Real-Time Scheduling for 3D Heterogeneous-ISA Multicore Processors. *Tsai, T., +, TC June 2018 874-889*

Microprocessors

Subpage-Aware Solid State Drive for Improving Lifetime and Performance. *Kang, M., +, TC Oct. 2018 1492-1505*

Middleware

NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*

Mixed integer linear programming

Cube Attacks on Non-Blackbox Polynomials Based on Division Property. *Todo, Y., +, TC Dec. 2018 1720-1736*

Mobile computing

Cloudlets Activation Scheme for Scalable Mobile Edge Computing with Transmission Power Control and Virtual Machine Migration. *Rodrigues, T.G., +, TC Sept. 2018 1287-1300*

Hardware-Based Trusted Computing Architectures for Isolation and Attestation. *Maene, P., +, TC March 2018 361-374*

Monitoring

Towards Adaptive Parallel Storage Systems. *Tomes, E., +, TC Dec. 2018 1840-1848*

MRAM devices

Performance and Power-Efficient Design of Dense Non-Volatile Cache in CMPs. *Jadidi, A., +, TC July 2018 1054-1061*

Sanitizer: Mitigating the Impact of Expensive ECC Checks on STT-MRAM Based Main Memories. *Guo, X., +, TC June 2018 847-860*

Multi-threading

CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs. *Xie, X., +, TC June 2018 890-897*

Lightweight Hardware Transactional Memory for GPU Scratchpad Memory. *Villegas, A., +, TC June 2018 816-829*

Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors. *Naithani, A., +, TC June 2018 830-846*

Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading. *Chen, K., +, TC April 2018 484-497*

Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware. *Ramanathan, N., +, TC July 2018 992-1006*

Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures. *Lee, C., +, TC April 2018 498-512*

Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*

Multicast communication

A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip. *Wu, C., +, TC Sept. 2018 1231-1245*

Multicore processing

Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*

Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*

Fast In-Place Suffix Sorting on a Multicore Computer. *Lao, B., +, TC Dec. 2018 1737-1749*

Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H., +, TC Feb. 2018 252-267*

Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching. *Zhou, Q., +, TC Dec. 2018 1780-1793*

Multilayer perceptrons

A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*

Multimedia communication

Special Section on Secure Computer Architectures. *Schaumont, P., +, TC March 2018 305-306*

Multiplexing

Subpage-Aware Solid State Drive for Improving Lifetime and Performance. *Kang, M., +, TC Oct. 2018 1492-1505*

Test of Reconfigurable Modules in Scan Networks. *Cantoro, R., +, TC Dec. 2018 1806-1817*

Multiplying circuits

Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials. *Imana, J.L., +, TC June 2018 898-904*

Multiprocessing systems

A Compositional Approach for Verifying Protocols Running on On-Chip Networks. *Verbeek, F., +, TC July 2018 905-919*

A Fast Leakage-Aware Full-Chip Transient Thermal Estimation Method. *Wang, H., +, TC May 2018 617-630*

- adBoost: Thermal Aware Performance Boosting Through Dark Silicon Patterning. *Kanduri, A., +, TC Aug. 2018 1062-1077*
- Aging-Aware Boosting. *Khdr, H., +, TC Sept. 2018 1217-1230*
- Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*
- Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems. *Wang, X., +, TC Feb. 2018 178-192*
- CRAT: Enabling Coordinated Register Allocation and Thread-Level Parallelism Optimization for GPUs. *Xie, X., +, TC June 2018 890-897*
- Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems. *Kim, C., +, TC Aug. 2018 1136-1152*
- Leveraging Hardware-Assisted Virtualization for Deterministic Replay on Commodity Multi-Core Processors. *Ren, S., +, TC Jan. 2018 45-58*
- Lightweight Hardware Transactional Memory for GPU Scratchpad Memory. *Villegas, A., +, TC June 2018 816-829*
- MC-Fluid: Multi-Core Fluid-Based Mixed-Criticality Scheduling. *Lee, J., +, TC April 2018 469-483*
- On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. *Choi, W., +, TC May 2018 672-686*
- Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors. *Naithani, A., +, TC June 2018 830-846*
- PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading. *Chen, K., +, TC April 2018 484-497*
- Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures. *Lee, C., +, TC April 2018 498-512*
- StaleLearn: Learning Acceleration with Asynchronous Synchronization Between Model Replicas on PIM. *Lee, J.H., +, TC June 2018 861-873*
- STEM: A Thermal-Constrained Real-Time Scheduling for 3D Heterogeneous-ISA Multicore Processors. *Tsai, T., +, TC June 2018 874-889*
- System-Wide Time versus Density Tradeoff in Real-Time Multicore Fluid Scheduling. *Kim, K., +, TC July 2018 1007-1022*
- Utilization-Based Scheduling of Flexible Mixed-Criticality Real-Time Tasks. *Chen, G., +, TC April 2018 543-558*

Multiprocessor interconnection

- DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture. *Kamali, H.M., +, TC Feb. 2018 208-221*

Multiprocessor interconnection networks

- A Compositional Approach for Verifying Protocols Running on On-Chip Networks. *Verbeek, F., +, TC July 2018 905-919*
- Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*

N

NAND circuits

- Efficient Data-Allocation Scheme for Eliminating Garbage Collection During Analysis of Big Graphs Stored in NAND Flash Memory. *Uchigaito, H., +, TC May 2018 646-657*
- FPGA-Based Data Storage System on NAND Flash Memory in RAID 6 Architecture for In-Line Pipeline Inspection Gauges. *Rodriguez-Olivares, N.A., +, TC July 2018 1046-1053*

Network routing

- A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip. *Wu, C., +, TC Sept. 2018 1231-1245*
- First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip. *Charif, A., +, TC Oct. 2018 1430-1444*
- LEAD: An Adaptive 3D-NoC Routing Algorithm with Queuing-Theory Based Analytical Verification. *Salamat, R., +, TC Aug. 2018 1153-1166*
- The Suboptimal Routing Algorithm for 2D Mesh Network. *Tang, M., +, TC May 2018 704-716*

Network synthesis

- Network Synthesis for Distributed Embedded Systems. *Fraccaroli, E., +, TC Sept. 2018 1315-1330*

Network-on-chip

- A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip. *Wu, C., +, TC Sept. 2018 1231-1245*

- First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip. *Charif, A., +, TC Oct. 2018 1430-1444*

- LEAD: An Adaptive 3D-NoC Routing Algorithm with Queuing-Theory Based Analytical Verification. *Salamat, R., +, TC Aug. 2018 1153-1166*
- On-Chip Communication Network for Efficient Training of Deep Convolutional Networks on Heterogeneous Manycore Systems. *Choi, W., +, TC May 2018 672-686*

- The Suboptimal Routing Algorithm for 2D Mesh Network. *Tang, M., +, TC May 2018 704-716*

- Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*

Number theory

- Digit Serial Methods with Applications to Division and Square Root. *Ferguson, W.E., +, TC March 2018 449-456*

- Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*

O

Object detection

- ADAS on COTS with OpenCL: A Case Study with Lane Detection. *Huang, K., +, TC April 2018 559-565*

Object-oriented programming

- Type Information Elimination from Objects on Architectures with Tagged Pointers Support. *Rodchenko, A., +, TC Jan. 2018 130-143*

Open source software

- Memory and Communication Profiling for Accelerator-Based Platforms. *Ashraf, I., +, TC July 2018 934-948*

Operating systems

- Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*

Optimization

- A GPU-Aware Parallel Index for Processing High-Dimensional Big Data. *Kim, M., +, TC Oct. 2018 1388-1402*

- Advancing CMOS-Type Ising Arithmetic Unit into the Domain of Real-World Applications. *Zhang, J., +, TC May 2018 604-616*

- Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*

- Cube Attacks on Non-Blackbox Polynomials Based on Division Property. *Todo, Y., +, TC Dec. 2018 1720-1736*

- Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*

- FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs. *Liang, Y., +, TC Dec. 2018 1750-1764*

- MC-Fluid: Multi-Core Fluid-Based Mixed-Criticality Scheduling. *Lee, J., +, TC April 2018 469-483*

- Optimization of Message Encryption for Real-Time Applications in Embedded Systems. *Aminifar, A., +, TC May 2018 748-754*

- Optimizing Polynomial Convolution for NTRUEncrypt. *Dai, W., +, TC Nov. 2018 1572-1583*

- Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers. *Dieguez, A.P., +, TC Jan. 2018 86-101*

- System-Wide Time versus Density Tradeoff in Real-Time Multicore Fluid Scheduling. *Kim, K., +, TC July 2018 1007-1022*

- Towards Adaptive Parallel Storage Systems. *Tomes, E., +, TC Dec. 2018 1840-1848*

P

Parallel algorithms

- Fast In-Place Suffix Sorting on a Multicore Computer. *Lao, B., +, TC Dec. 2018 1737-1749*

- Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers. *Dieguez, A.P., +, TC Jan. 2018 86-101*

Parallel architectures

- Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures. *Lee, C., +, TC April 2018 498-512*

- Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers. *Dieguez, A.P., +, TC Jan. 2018 86-101*

- Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*
- Type Information Elimination from Objects on Architectures with Tagged Pointers Support. *Rodchenko, A., +, TC Jan. 2018 130-143*
- Parallel processing**
- A GPU-Aware Parallel Index for Processing High-Dimensional Big Data. *Kim, M., +, TC Oct. 2018 1388-1402*
 - Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*
 - Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*
 - Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*
 - Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers. *Chen, Q., +, TC June 2018 784-798*
 - FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs. *Liang, Y., +, TC Dec. 2018 1750-1764*
 - Performance Analysis of Large-Scale Multi-State Computing Systems. *Mo, Y., +, TC Jan. 2018 59-72*
 - Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*
 - Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching. *Zhou, Q., +, TC Dec. 2018 1780-1793*
 - Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*
 - Towards Adaptive Parallel Storage Systems. *Tomes, E., +, TC Dec. 2018 1840-1848*
- Parallel programming**
- System-Wide Time versus Density Tradeoff in Real-Time Multicore Fluid Scheduling. *Kim, K., +, TC July 2018 1007-1022*
- Parity check codes**
- Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*
- Particle swarm optimization**
- Cloudlets Activation Scheme for Scalable Mobile Edge Computing with Transmission Power Control and Virtual Machine Migration. *Rodrigues, T.G., +, TC Sept. 2018 1287-1300*
 - Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*
- Pattern clustering**
- NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*
- Pattern matching**
- Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*
- Performance evaluation**
- An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*
 - Analytic Multi-Core Processor Model for Fast Design-Space Exploration. *Jongerius, R., +, TC June 2018 755-770*
- Periodic structures**
- Cube Attacks on Non-Blackbox Polynomials Based on Division Property. *Todo, Y., +, TC Dec. 2018 1720-1736*
- Pipeline processing**
- Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures. *Lee, C., +, TC April 2018 498-512*
- Polynomials**
- Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*
 - Fast Bit-Parallel Binary Multipliers Based on Type-I Pentanomials. *Imana, J.L., TC June 2018 898-904*
 - Hardware/Software Co-Design of an Accelerator for FV Homomorphic Encryption Scheme Using Karatsuba Algorithm. *Migliore, V., +, TC March 2018 335-347*
- Power aware computing**
- adBoost: Thermal Aware Performance Boosting Through Dark Silicon Patterning. *Kanduri, A., +, TC Aug. 2018 1062-1077*
 - Aging-Aware Workload Management on Embedded GPU Under Process Variation. *Lee, H., +, TC July 2018 920-933*
 - Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems. *Wang, X., +, TC Feb. 2018 178-192*
- Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*
- Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems. *Kim, C., +, TC Aug. 2018 1136-1152*
- GliFreD: Glitch-Free Duplication Towards Power-Equalized Circuits on FPGAs. *Wild, A., +, TC March 2018 375-387*
- Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors. *Naithani, A., +, TC June 2018 830-846*
- PerfBound: Conserving Energy with Bounded Overheads in On/Off-Based HPC Interconnects. *Saravanan, K.P., +, TC July 2018 960-974*
- Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures. *Lee, C., +, TC April 2018 498-512*
- Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*
- STEM: A Thermal-Constrained Real-Time Scheduling for 3D Heterogeneous-ISA Multicore Processors. *Tsai, T., +, TC June 2018 874-889*
- Power control**
- Cloudlets Activation Scheme for Scalable Mobile Edge Computing with Transmission Power Control and Virtual Machine Migration. *Rodrigues, T.G., +, TC Sept. 2018 1287-1300*
- Power demand**
- Real-Power Computing. *Shafik, R., +, TC Oct. 2018 1445-1461*
- Power system management**
- An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U., +, TC Dec. 2018 1677-1691*
 - Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*
- Predictive models**
- An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U., +, TC Dec. 2018 1677-1691*
- Prefetching**
- Fast Data Delivery for Many-Core Processors. *Bakhshaliour, M., +, TC Oct. 2018 1416-1429*
- Principal component analysis**
- Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H., +, TC Feb. 2018 252-267*
- Private key cryptography**
- A Generic Construction of Quantum-Oblivious-Key-Transfer-Based Private Query with Ideal Database Security and Zero Failure. *Wei, C., +, TC Jan. 2018 2-8*
 - A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography. *Koziel, B., +, TC Nov. 2018 1594-1609*
 - Bitstream Fault Injections (BiFI)-Automated Fault Attacks Against SRAM-Based FPGAs. *Swierczynski, P., +, TC March 2018 348-360*
 - Practical Randomized RLWE-Based Key Exchange Against Signal Leakage Attack. *Gao, X., +, TC Nov. 2018 1584-1593*
- Probability**
- A Generic Construction of Quantum-Oblivious-Key-Transfer-Based Private Query with Ideal Database Security and Zero Failure. *Wei, C., +, TC Jan. 2018 2-8*
 - A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*
- CDT-Based Gaussian Sampling: From Multi to Double Precision.** *Aguilar-Melchor, C., +, TC Nov. 2018 1610-1621*
- Performance Analysis of Large-Scale Multi-State Computing Systems.** *Mo, Y., +, TC Jan. 2018 59-72*
- Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors.** *Frankel, B., +, TC Sept. 2018 1331-1340*
- Towards Formal Evaluation and Verification of Probabilistic Design.** *Lee, N., +, TC Aug. 2018 1202-1216*
- Processor scheduling**
- Bubble Budgeting: Throughput Optimization for Dynamic Workloads by Exploiting Dark Cores in Many Core Systems. *Wang, X., +, TC Feb. 2018 178-192*
 - Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*
 - Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers. *Chen, Q., +, TC June 2018 784-798*
 - Dynamic Scheduling with Service Curve for QoS Guarantee of Large-Scale Cloud Storage. *Zhang, Y., +, TC April 2018 457-468*
 - Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*
 - Exploring the Design Space of Fair Scheduling Supports for Asymmetric Multicore Systems. *Kim, C., +, TC Aug. 2018 1136-1152*

- MC-Fluid: Multi-Core Fluid-Based Mixed-Criticality Scheduling. *Lee, J., +, TC April 2018 469-483*
- Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading. *Chen, K., +, TC April 2018 484-497*
- Scheduling Analysis of Imprecise Mixed-Criticality Real-Time Tasks. *Liu, D., +, TC July 2018 975-991*
- Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*
- STEM: A Thermal-Constrained Real-Time Scheduling for 3D Heterogeneous-ISA Multicore Processors. *Tsai, T., +, TC June 2018 874-889*
- Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements. *Minaeva, A., +, TC Jan. 2018 115-129*
- Utilization-Based Scheduling of Flexible Mixed-Criticality Real-Time Tasks. *Chen, G., +, TC April 2018 543-558*
- Program compilers**
- Aging-Aware Workload Management on Embedded GPU Under Process Variation. *Lee, H., +, TC July 2018 920-933*
 - ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TC Aug. 2018 1092-1104*
 - Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers. *Chen, Q., +, TC June 2018 784-798*
 - Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyrbialk, M., +, TC March 2018 307-321*
 - Static Instruction Scheduling for High Performance on Limited Hardware. *Tran, K., +, TC April 2018 513-527*
- Program debugging**
- ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TC Aug. 2018 1092-1104*
- Program diagnostics**
- ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TC Aug. 2018 1092-1104*
- Program processors**
- Bi-Objective Optimization of Data-Parallel Applications on Homogeneous Multicore Clusters for Performance and Energy. *Manumachu, R.R., +, TC Feb. 2018 160-177*
 - Special Section on Secure Computer Architectures. *Schaumont, P., +, TC March 2018 305-306*
- Program verification**
- ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TC Aug. 2018 1092-1104*
- Programming**
- Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*
 - FlexCL: A Model of Performance and Power for OpenCL Workloads on FPGAs. *Liang, Y., +, TC Dec. 2018 1750-1764*
- Proposals**
- A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol. *Faz-Hernandez, A., +, TC Nov. 2018 1622-1636*
- Protocols**
- A Compositional Approach for Verifying Protocols Running on On-Chip Networks. *Verbeek, F., +, TC July 2018 905-919*
 - A Faster Software Implementation of the Supersingular Isogeny Diffie-Hellman Key Exchange Protocol. *Faz-Hernandez, A., +, TC Nov. 2018 1622-1636*
- Public domain software**
- Design, Implementation and Verification of Cloud Architecture for Monitoring a Virtual Machine's Security Health. *Zhang, T., +, TC June 2018 799-815*
- Public key cryptography**
- Guest Editors' Introduction to the Special Issue on Cryptographic Engineering in a Post-Quantum World: State of the Art Advances. *Liu, Z., +, TC Nov. 2018 1532-1534*
 - Loop-Abort Faults on Lattice-Based Signature Schemes and Key Exchange Protocols. *Espitau, T., +, TC Nov. 2018 1535-1549*
 - Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*
 - Randomized Mixed-Radix Scalar Multiplication. *Guerrini, E., +, TC March 2018 418-431*

Q**Quality of service****R****Radiation hardening (electronics)**

- Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching. *Zhou, Q., +, TC Dec. 2018 1780-1793*
- Scheduling Analysis of Imprecise Mixed-Criticality Real-Time Tasks. *Liu, D., +, TC July 2018 975-991*
- System-Wide Time versus Density Tradeoff in Real-Time Multicore Fluid Scheduling. *Kim, K., +, TC July 2018 1007-1022*
- Utilization-Based Scheduling of Flexible Mixed-Criticality Real-Time Tasks. *Chen, G., +, TC April 2018 543-558*

Reconfigurable logic

- Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching. *Zhou, Q., +, TC Dec. 2018 1780-1793*
- Test of Reconfigurable Modules in Scan Networks. *Cantoro, R., +, TC Dec. 2018 1806-1817*
- Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip. *Liu, W., +, TC Dec. 2018 1818-1834*

Recursive estimation

- Checkpointing Workflows for Fail-Stop Errors. *Han, L., +, TC Aug. 2018 1105-1120*

Redundancy

- A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs. *Gonzalez-Toral, R., +, TC July 2018 1039-1045*
- A Simulation Analysis of Redundancy and Reliability in Primary Storage Deduplication. *Fu, M., +, TC Sept. 2018 1259-1272*
- A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*
- D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage. *Yin, J., +, TC Feb. 2018 193-207*
- Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*
- Mapping and Scheduling Mixed-Criticality Systems with On-Demand Redundancy. *Caplan, J., +, TC April 2018 582-588*
- READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution. *Han, H., +, TC Aug. 2018 1193-1201*
- Reliability Optimization on Multi-Core Systems with Multi-Tasking and Redundant Multi-Threading. *Chen, K., +, TC April 2018 484-497*

Reed-Solomon codes

- Compact CA-Based Single Byte Error Correcting Codec. *Samanta, J., +, TC Feb. 2018 291-298*

Reliability engineering

- A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P., +, TC March 2018 403-417*
- ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems. *Savino, A., +, TC Oct. 2018 1462-1477*

Resilience

- Robust Mixed-Criticality Systems. *Burns, A., +, TC Oct. 2018 1478-1491*

Resource allocation

- Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*
- MC-Fluid: Multi-Core Fluid-Based Mixed-Criticality Scheduling. *Lee, J., +, TC April 2018 469-483*
- Optimization of Message Encryption for Real-Time Applications in Embedded Systems. *Aminifar, A., +, TC May 2018 748-754*
- Selective I/O Bypass and Load Balancing Method for Write-Through SSD Caching in Big Data Analytics. *Kim, J., +, TC April 2018 589-595*
- Utilization-Based Scheduling of Flexible Mixed-Criticality Real-Time Tasks. *Chen, G., +, TC April 2018 543-558*

Resource management

- Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*

Reverse engineering

- Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors. *Fyrbæk, M., +, TC March 2018 307-321*

Robustness

- Robust Mixed-Criticality Systems. *Burns, A., +, TC Oct. 2018 1478-1491*

Routing

- Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost. *Choi, I., +, TC Dec. 2018 1835-1839*
- Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip. *Liu, W., +, TC Dec. 2018 1818-1834*

Runtime

- Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*
- D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage. *Yin, J., +, TC Feb. 2018 193-207*
- Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost. *Choi, I., +, TC Dec. 2018 1835-1839*

S

Safety-critical software

- Mapping and Scheduling Mixed-Criticality Systems with On-Demand Redundancy. *Caplan, J., +, TC April 2018 582-588*
- MC-Fluid: Multi-Core Fluid-Based Mixed-Criticality Scheduling. *Lee, J., +, TC April 2018 469-483*

Sampling methods

- CDT-Based Gaussian Sampling: From Multi to Double Precision. *Aguilar-Melchor, C., +, TC Nov. 2018 1610-1621*
- Constant-Time Discrete Gaussian Sampling. *Karmakar, A., +, TC Nov. 2018 1561-1571*
- On Practical Discrete Gaussian Samplers for Lattice-Based Cryptography. *Howe, J., +, TC March 2018 322-334*

Scalability

- Principal Component Analysis Based Filtering for Scalable, High Precision k-NN Search. *Feng, H., +, TC Feb. 2018 252-267*

Scheduling

- Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers. *Chen, Q., +, TC June 2018 784-798*
- Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*
- Efficient Scheduling for Multi-Block Updates in Erasure Coding Based Storage Systems. *Shen, J., +, TC April 2018 573-581*
- Mapping and Scheduling Mixed-Criticality Systems with On-Demand Redundancy. *Caplan, J., +, TC April 2018 582-588*
- Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors. *Naithani, A., +, TC June 2018 830-846*
- Response-Time Analysis of Engine Control Applications Under Fixed-Priority Scheduling. *Biondi, A., +, TC May 2018 687-703*
- Scheduling Analysis of Imprecise Mixed-Criticality Real-Time Tasks. *Liu, D., +, TC July 2018 975-991*
- Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware. *Ramanathan, N., +, TC July 2018 992-1006*
- System-Wide Time versus Density Tradeoff in Real-Time Multicore Fluid Scheduling. *Kim, K., +, TC July 2018 1007-1022*

Search problems

- A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*
- Advanced Compressor Tree Synthesis for FPGAs. *Kumm, M., +, TC Aug. 2018 1078-1091*
- Tight Bounds of Differentially and Linearly Active S-Boxes and Division Property of Lilliput. *Sasaki, Y., +, TC May 2018 717-732*

Security

- Hardware-Based Trusted Computing Architectures for Isolation and Attestation. *Maene, P., +, TC March 2018 361-374*

Security of data

- ARMOR: A Recompilation and Instrumentation-Free Monitoring Architecture for Detecting Memory Exploits. *Grieve, A., +, TCAug. 2018 1092-1104*
- Design, Implementation and Verification of Cloud Architecture for Monitoring a Virtual Machine's Security Health. *Zhang, T., +, TC June 2018 799-815*

Semantics

- D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage. *Yin, J., +, TC Feb. 2018 193-207*

Sensitivity

- Genetic Programming for Energy-Efficient and Energy-Scalable Approximate Feature Computation in Embedded Inference Systems. *Lu, J., +, TC Feb. 2018 222-236*

Servers

- A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems. *He, S., +, TC Oct. 2018 1374-1387*
- Fast Data Delivery for Many-Core Processors. *Bakhshaliour, M., +, TC Oct. 2018 1416-1429*
- Towards Adaptive Parallel Storage Systems. *Tomes, E., +, TC Dec. 2018 1840-1848*

Shafts

Response-Time Analysis of Engine Control Applications Under Fixed-Priority Scheduling. *Biondi, A., +, TC May 2018 687-703*

Shared memory systems

Contention and Locality-Aware Work-Stealing for Iterative Applications in Multi-Socket Computers. *Chen, Q., +, TC June 2018 784-798*

Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict. *Calinescu, G., +, TC Aug. 2018 1121-1135*

NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors. *Shu, W., +, TC May 2018 740-747*

Solving Large Problem Sizes of Index-Digit Algorithms on GPU: FFT and Tridiagonal System Solvers. *Dieguez, A.P., +, TC Jan. 2018 86-101*

Signal processing algorithms

Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G., +, TC Dec. 2018 1692-1702*

DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture. *Kamali, H.M., +, TC Feb. 2018 208-221*

ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems. *Savino, A., +, TC Oct. 2018 1462-1477*

Software performance evaluation

Performability Analysis of Large-Scale Multi-State Computing Systems. *Mo, Y., +, TC Jan. 2018 59-72*

Software reliability

A Simulation Analysis of Redundancy and Reliability in Primary Storage Deduplication. *Fu, M., +, TC Sept. 2018 1259-1272*

ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems. *Savino, A., +, TC Oct. 2018 1462-1477*

Sorting

Fast In-Place Suffix Sorting on a Multicore Computer. *Lao, B., +, TC Dec. 2018 1737-1749*

Space exploration

ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems. *Savino, A., +, TC Oct. 2018 1462-1477*

Space vehicle electronics

Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*

Special issues and sections

Guest Editors' Introduction to the Special Issue on Cryptographic Engineering in a Post-Quantum World: State of the Art Advances. *Liu, Z., +, TC Nov. 2018 1532-1534*

Special Section on Secure Computer Architectures. *Schaumont, P., +, TC March 2018 305-306*

Spectral analysis

Spectral Features of Higher-Order Side-Channel Countermeasures. *Zaccaria, V., +, TC April 2018 596-603*

Spin Hall effect

NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*

SRAM chips

A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs. *Gonzalez-Toral, R., +, TC July 2018 1039-1045*

Bitstream Fault Injections (BiFI)—Automated Fault Attacks Against SRAM-Based FPGAs. *Swierczynski, P., +, TC March 2018 348-360*

Efficient Protection of the Register File in Soft-Processors Implemented on Xilinx FPGAs. *Ramos, A., +, TC Feb. 2018 299-304*

EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory. *Shin, H.H., +, TC Jan. 2018 32-44*

Queuing-Based eDRAM Refreshing for Ultra-Low Power Processors. *Frankel, B., +, TC Sept. 2018 1331-1340*

STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*

Statistical analysis

A Multiplexer-Based Arbiter PUF Composition with Enhanced Reliability and Security. *Sahoo, D.P., +, TC March 2018 403-417*

Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs. *Seol, H., +, TC Oct. 2018 1403-1415*

Stochastic processes

A Stochastic Computational Multi-Layer Perceptron with Backward Propagation. *Liu, Y., +, TC Sept. 2018 1273-1286*

Towards Formal Evaluation and Verification of Probabilistic Design. *Lee, N., +, TC Aug. 2018 1202-1216*

Storage management

A Simulation Analysis of Redundancy and Reliability in Primary Storage Deduplication. *Fu, M., +, TC Sept. 2018 1259-1272*

Achieving Load Balance for Parallel Data Access on Distributed File Systems. *Huang, D., +, TC March 2018 388-402*

ClusterFetch: A Lightweight Prefetcher for Intensive Disk Reads. *Ryu, J., +, TC Feb. 2018 284-290*

Dynamic Scheduling with Service Curve for QoS Guarantee of Large-Scale Cloud Storage. *Zhang, Y., +, TC April 2018 457-468*

Efficient Scheduling for Multi-Block Updates in Erasure Coding Based Storage Systems. *Shen, J., +, TC April 2018 573-581*

NUDA: Non-Uniform Directory Architecture for Scalable Chip Multiprocessors. *Shu, W., +, TC May 2018 740-747*

NV-Dedup: High-Performance Inline Deduplication for Non-Volatile Memory. *Wang, C., +, TC May 2018 658-671*

StaleLearn: Learning Acceleration with Asynchronous Synchronization Between Model Replicas on PIM. *Lee, J.H., +, TC June 2018 861-873*

Towards Adaptive Parallel Storage Systems. *Tomes, E., +, TC Dec. 2018 1840-1848*

WASP: Selective Data Prefetching with Monitoring Runtime Warp Progress on GPUs. *Oh, Y., +, TC Sept. 2018 1366-1373*

wrJFS: A Write-Reduction Journaling File System for Byte-addressable NVRAM. *Chen, T., +, TC July 2018 1023-1038*

Storage management chips

READ: Reliability Enhancement in 3D-Memory Exploiting Asymmetric SER Distribution. *Han, H., +, TC Aug. 2018 1193-1201*

Symmetric matrices

Subquadratic Space Complexity Multiplier Using Even Type GNB Based on Efficient Toeplitz Matrix-Vector Product. *Park, S., +, TC Dec. 2018 1794-1805*

Synchronization

Metastability-Containing Circuits. *Friedrichs, S., +, TC Aug. 2018 1167-1183*

Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware. *Ramanathan, N., +, TC July 2018 992-1006*

StaleLearn: Learning Acceleration with Asynchronous Synchronization Between Model Replicas on PIM. *Lee, J.H., +, TC June 2018 861-873*

System performance

A Cost-Effective Distribution-Aware Data Replication Scheme for Parallel I/O Systems. *He, S., +, TC Oct. 2018 1374-1387*

System-on-chip

DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture. *Kamali, H.M., +, TC Feb. 2018 208-221*

NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. *Roohi, A., +, TC July 2018 949-959*

PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*

Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*

Systematics

A Single and Adjacent Error Correction Code for Fast Decoding of Critical Bits. *Namba, K., +, TC Oct. 2018 1525-1531*

Systems analysis

Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*

T**Table lookup**

STABLE: Stress-Aware Boolean Matching to Mitigate BTI-Induced SNM Reduction in SRAM-Based FPGAs. *Ghaderi, Z., +, TC Jan. 2018 102-114*

Task analysis

FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous CPU-GPU Clusters for Big Data. *Chen, C., +, TC Dec. 2018 1765-1779*

Real-Power Computing. *Shafik, R., +, TC Oct. 2018 1445-1461*

Reconfigurable Instruction-Based Multicore Parallel Convolution and Its Application in Real-Time Template Matching. *Zhou, Q., +, TC Dec. 2018 1780-1793*

Robust Mixed-Criticality Systems. *Burns, A., +, TC Oct. 2018 1478-1491*

- Taxonomy**
D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage. *Yin, J., +, TC Feb. 2018 193-207*
Real-Power Computing. *Shafik, R., +, TC Oct. 2018 1445-1461*
- Telecommunication power management**
PerfBound: Conserving Energy with Bounded Overheads in On/Off-Based HPC Interconnects. *Saravanan, K.P., +, TC July 2018 960-974*
- Telecommunication security**
A High-Performance and Scalable Hardware Architecture for Isogeny-Based Cryptography. *Koziel, B., +, TC Nov. 2018 1594-1609*
- Telecommunication traffic**
A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip. *Wu, C., +, TC Sept. 2018 1231-1245*
- Thermal analysis**
Thermal-Aware Application Mapping Strategy for Network-on-Chip Based System Design. *Manna, K., +, TC April 2018 528-542*
- Thermal management**
Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip. *Liu, W., +, TC Dec. 2018 1818-1834*
- Thermal management (packaging)**
PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Three-dimensional displays**
An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*
- Three-dimensional integrated circuits**
EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory. *Shin, H.H., +, TC Jan. 2018 32-44*
First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip. *Charif, A., +, TC Oct. 2018 1430-1444*
PowerCool: Simulation of Cooling and Powering of 3D MPSoCs with Integrated Flow Cell Arrays. *Andreev, A.A., +, TC Jan. 2018 73-85*
- Threshold logic**
Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. *Bai, Y., +, TC May 2018 631-645*
- Threshold voltage**
Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. *Li, Q., +, TC Dec. 2018 1663-1676*
- Throughput**
Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems. *Garcia-Garcia, A., +, TC Dec. 2018 1703-1719*
Fast In-Place Suffix Sorting on a Multicore Computer. *Lao, B., +, TC Dec. 2018 1737-1749*
Subpage-Aware Solid State Drive for Improving Lifetime and Performance. *Kang, M., +, TC Oct. 2018 1492-1505*
- Time complexity**
Cube Attacks on Non-Blackbox Polynomials Based on Division Property. *Todo, Y., +, TC Dec. 2018 1720-1736*
- Time factors**
Subpage-Aware Solid State Drive for Improving Lifetime and Performance. *Kang, M., +, TC Oct. 2018 1492-1505*
- Time-frequency analysis**
An Online Learning Methodology for Performance Modeling of Graphics Processors. *Gupta, U., +, TC Dec. 2018 1677-1691*
- Timing**
D³: A Dynamic Dual-Phase Deduplication Framework for Distributed Primary Storage. *Yin, J., +, TC Feb. 2018 193-207*
- Topology**
DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture. *Kamali, H.M., +, TC Feb. 2018 208-221*
- Traffic engineering computing**
ADAS on COTS with OpenCL: A Case Study with Lane Detection. *Huang, K., +, TC April 2018 559-565*
- Transforms**
Designing Checksums for Detecting Errors in Fast Unitary Transforms. *Redinbo, G.R., TC April 2018 566-572*
Post-Quantum Key Exchange on ARMv8-A: A New Hope for NEON Made Simple. *Streit, S., +, TC Nov. 2018 1651-1662*
- Transient analysis**
An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*
- Transistors**
Elaborate Refresh: A Fine Granularity Retention Management for Deep Submicron DRAMs. *Seol, H., +, TC Oct. 2018 1403-1415*
- Tree data structures**
Towards the Design of Efficient and Consistent Index Structure with Minimal Write Activities for Non-Volatile Memory. *Sha, E.H., +, TC March 2018 432-448*
- Trees (mathematics)**
A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip. *Wu, C., +, TC Sept. 2018 1231-1245*
- Trusted computing**
Hardware-Based Trusted Computing Architectures for Isolation and Attestation. *Maene, P., +, TC March 2018 361-374*
- Two dimensional displays**
An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash. *Chen, S., +, TC Sept. 2018 1246-1258*
Computation of 2D 8×8 DCT Based on the Loeffler Factorization Using Algebraic Integer Encoding. *Coelho, D.F.G., +, TC Dec. 2018 1692-1702*

U**Uncertainty**Real-Power Computing. *Shafik, R., +, TC Oct. 2018 1445-1461***V****Video streaming**ADAS on COTS with OpenCL: A Case Study with Lane Detection. *Huang, K., +, TC April 2018 559-565***Virtual machines**Cloudlets Activation Scheme for Scalable Mobile Edge Computing with Transmission Power Control and Virtual Machine Migration. *Rodrigues, T.G., +, TC Sept. 2018 1287-1300*Design, Implementation and Verification of Cloud Architecture for Monitoring a Virtual Machine's Security Health. *Zhang, T., +, TC June 2018 799-815*Type Information Elimination from Objects on Architectures with Tagged Pointers Support. *Rodchenko, A., +, TC Jan. 2018 130-143***Virtualization**DuCNoC: A High-Throughput FPGA-Based NoC Simulator Using Dual-Clock Lightweight Router Micro-Architecture. *Kamali, H.M., +, TC Feb. 2018 208-221*Leveraging Hardware-Assisted Virtualization for Deterministic Replay on Commodity Multi-Core Processors. *Ren, S., +, TC Jan. 2018 45-58***Voltage control**Thread Voting DVFS for Manycore NoCs. *Lu, Z., +, TC Oct. 2018 1506-1524*