2009 Index
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Vol. 28

This index covers all technical items — papers, correspondence, reviews, etc. — that appeared in this periodical during 2009, and items from previous years that were commented upon or corrected in 2009. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

AUTHOR INDEX

A

Abadir, M. S., *see* Callegari, N., *TCAD Nov. 2009 1728-1741*
Abbaspour, S., *see* Sinha, D., *TCAD July 2009 1096-1100*
Abu-Issa, A. S., and Quigley, S. F., Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST; *TCAD May 2009 755-759*
Acar, E., and Ozev, S., Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis; *TCAD July 2009 993-1005*
Achar, R., *see* Gad, E., *TCAD Sept. 2009 1359-1372*
Acquaviva, A., *see* Mulas, F., *TCAD Dec. 2009 1870-1882*
Acquaviva, A., *see* Alimonda, A., *TCAD Nov. 2009 1691-1704*
Agosta, G., Bruschi, F., Pelosi, G., and Sciuto, D., A Transform-Parametric Approach to Boolean Matching; *TCAD June 2009 805-817*
Ahmed, N., and Tehranipoor, M., A Novel Faster-Than-at-Speed Transition-Delay Test Method Considering IR-Drop Effects; *TCAD Oct. 2009 1573-1582*
Ahn, M., *see* Cho, D., *TCAD April 2009 554-567*
Al-Hashimi, B. M., *see* Khursheed, S., *TCAD March 2009 406-416*
Al-Hashimi, B. M., *see* Ingelsson, U., *TCAD Aug. 2009 1269-1274*
Alalusi, S., *see* Ergen, S. C., *TCAD July 2009 941-955*
Alimonda, A., Carta, S., Acquaviva, A., Pisano, A., and Benini, L., A Feedback-Based Approach to DVFS in Data-Flow Applications; *TCAD Nov. 2009 1691-1704*
Alizadeh, B., *see* Sarbishei, O., *TCAD May 2009 742-754*
Allec, N., *see* Hassan, Z., *TCAD June 2009 860-873*
Almukhaizim, S., and Sinanoglu, O., Dynamic Scan Chain Partitioning for Reducing Peak Shift Power During Test; *TCAD Feb. 2009 298-302*
Amelifard, B., and Pedram, M., Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips; *TCAD June 2009 888-900*
Amelifard, B., Fallah, F., and Pedram, M., Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths; *TCAD April 2009 478-489*
Andrei, A., *see* Ruggiero, M., *TCAD March 2009 378-391*
Arslan, T., *see* Han, W., *TCAD Dec. 2009 1830-1843*
Atienza, D., *see* Mulas, F., *TCAD Dec. 2009 1870-1882*
Audisio, G., *see* Ergen, S. C., *TCAD July 2009 941-955*
Azizi, N., *see* Heloue, K. R., *TCAD June 2009 874-887*

B

Bahukudumbi, S., and Chakrabarty, K., Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs; *TCAD Jan. 2009 111-120*
Balakrishnan, M., *see* Chouhan, S., *TCAD July 2009 1017-1024*
Ban, Y., *see* Cho, M., *TCAD July 2009 1006-1016*
Banerjee, K., *see* Srivastava, N., *TCAD July 2009 1047-1060*
Banerjee, N., *see* Choi, J. H., *TCAD Jan. 2009 87-97*
Banerjee, N., Karakonstantis, G., Choi, J. H., Chakrabarti, C., and Roy, K., Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering; *TCAD Aug. 2009 1127-1137*
Banerjee, P., Sur-Kolay, S., and Bishnu, A., Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs; *TCAD May 2009 651-661*
Bang, K., *see* Bang, S.-Y., *TCAD Sept. 2009 1334-1347*
Bang, S.-Y., Bang, K., Yoon, S., and Chung, E.-Y., Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling; *TCAD Sept. 2009 1334-1347*
Bastani, P., *see* Callegari, N., *TCAD Nov. 2009 1728-1741*
Bauserman, A. B., *see* DeOrio, A., *TCAD May 2009 728-741*
Bazargan, K., *see* Mogal, H. D., *TCAD March 2009 350-363*
Beltrame, G., Fossati, L., and Sciuto, D., ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration; *TCAD Dec. 2009 1857-1869*
Benini, L., *see* Ruggiero, M., *TCAD March 2009 378-391*
Benini, L., *see* Mulas, F., *TCAD Dec. 2009 1870-1882*
Benini, L., *see* Alimonda, A., *TCAD Nov. 2009 1691-1704*
Bertacco, V., *see* DeOrio, A., *TCAD May 2009 728-741*
Bertozzi, D., *see* Ruggiero, M., *TCAD March 2009 378-391*
Bhunia, S., *see* Chakraborty, R. S., *TCAD Oct. 2009 1493-1502*
Bienek, M., *see* Wang, Z., *TCAD Feb. 2009 259-271*
Bishnu, A., *see* Banerjee, P., *TCAD May 2009 651-661*
Bond, B. N., and Daniel, L., Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection; *TCAD Oct. 2009 1467-1480*
Borkam, F., *see* Sinha, D., *TCAD July 2009 1096-1100*
Bose, R., *see* Chouhan, S., *TCAD July 2009 1017-1024*
Bounceur, A., *see* Stratigopoulos, H.-G., *TCAD April 2009 582-590*
Boutillon, E., *see* Ciesielski, M., *TCAD Sept. 2009 1321-1333*
Boyd, S. P., *see* Xu, Y., *TCAD May 2009 623-637*
Brambilla, A., Gruosso, G., and Gajani, G. S., Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits; *TCAD March 2009 447-451*
Bronckers, S., Scheir, K., Van der Plas, G., Vandersteen, G., and Rolain, Y., A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems; *TCAD Nov. 2009 1613-1626*
Brunvand, E., *see* Spjut, J., *TCAD Dec. 2009 1802-1815*
Bruschi, F., *see* Agosta, G., *TCAD June 2009 805-817*

C

Cabodi, G., Nocco, S., and Quer, S., Strengthening Model Checking Techniques With Inductive Invariants; *TCAD Jan. 2009 154-158*
Callegari, N., Bastani, P., Wang, L.-C., and Abadir, M. S., A Statistical Diagnosis Approach for Analyzing Design–Silicon Timing Mismatch; *TCAD Nov. 2009 1728-1741*
Carloni, L. P., *see* Pinto, A., *TCAD March 2009 364-377*
Carloni, L. P., *see* Li, C.-H., *TCAD Feb. 2009 165-178*
Carmona, J., Cortadella, J., Kishinevsky, M., and Taubin, A., Elastic Circuits; *TCAD Oct. 2009 1437-1455*
Carta, S., *see* Mulas, F., *TCAD Dec. 2009 1870-1882*
Carta, S., *see* Alimonda, A., *TCAD Nov. 2009 1691-1704*
Chakrabarti, C., *see* Banerjee, N., *TCAD Aug. 2009 1127-1137*
Chakrabarty, K., *see* Bahukudumbi, S., *TCAD Jan. 2009 111-120*
Chakrabarty, K., *see* Wang, Z., *TCAD Feb. 2009 259-271*
Chakrabarty, K., *see* Wang, Z., *TCAD Aug. 2009 1251-1264*
Chakraborty, R. S., and Bhunia, S., HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection; *TCAD Oct. 2009 1493-1502*
Chang, C.-H., *see* Chen, J., *TCAD Dec. 2009 1844-1856*
Chang, H., and Sung, W., Access-Pattern-Aware On-Chip Memory Allocation for SIMD Processors; *TCAD Jan. 2009 158-163*

Chang, S.-C., *see* Kuo, Y.-M., *TCAD March 2009 417-425*
Chang, S.-C., *see* Kuo, Y.-M., *TCAD March 2009 456-460*
Chang, Y.-L., *see* Kuo, Y.-M., *TCAD March 2009 417-425*
Chang, Y.-T., *see* Kuo, Y.-M., *TCAD March 2009 456-460*
Chang, Y.-W., *see* Fang, J.-W., *TCAD Jan. 2009 98-110*
Chang, Y.-W., *see* Chen, H.-Y., *TCAD Feb. 2009 193-206*
Chang, Y.-W., *see* Yuh, P.-H., *TCAD Sept. 2009 1295-1306*
Chang, Y.-W., *see* Lee, W.-P., *TCAD May 2009 690-702*
Chang, Y.-W., *see* Lin, P.-H., *TCAD June 2009 791-804*
Chen, D., and Jiao, D., Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems; *TCAD Aug. 2009 1138-1149*
Chen, G., *see* Liu, S., *TCAD Feb. 2009 207-216*
Chen, H.-Y., Chou, S.-J., Wang, S.-L., and Chang, Y.-W., A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control; *TCAD Feb. 2009 193-206*
Chen, J., and Chang, C.-H., High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier; *TCAD Dec. 2009 1844-1856*
Chen, Q., Choi, H. W., and Wong, N., Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings; *TCAD Nov. 2009 1654-1665*
Chen, S.-C., *see* Wang, S.-J., *TCAD May 2009 716-727*
Chen, Y.-C., *see* Lin, C.-H., *TCAD Aug. 2009 1113-1126*
Chen, Y.-S., *see* Chiou, L.-Y., *TCAD Aug. 2009 1213-1223*
Cheng, C.-H., *see* Huang, S.-H., *TCAD Aug. 2009 1265-1269*
Cheng, C.-K., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Cheng, H.-C., *see* Tzeng, C.-W., *TCAD May 2009 764-769*
Cheng, L., Xiong, J., and He, L., Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting; *TCAD Jan. 2009 130-140*
Cheng, L., Gupta, P., and He, L., Efficient Additive Statistical Leakage Estimation; *TCAD Nov. 2009 1777-1781*
Cheung, P. Y. K., *see* Liu, Q., *TCAD March 2009 305-315*
Chiou, L.-Y., Chen, Y.-S., and Lee, C.-H., System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm; *TCAD Aug. 2009 1213-1223*
Cho, D., Pasricha, S., Issenin, I., Dutt, N. D., Ahn, M., and Paek, Y., Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications; *TCAD April 2009 554-567*
Cho, M., Yuan, K., Ban, Y., and Pan, D. Z., ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction; *TCAD July 2009 1006-1016*
Choi, E., Shin, C., and Shin, Y., HLS-pg: High-Level Synthesis of Power-Gated Circuits; *TCAD March 2009 451-456*
Choi, H. W., *see* Chen, Q., *TCAD Nov. 2009 1654-1665*
Choi, J. H., Banerjee, N., and Roy, K., Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters; *TCAD Jan. 2009 87-97*
Choi, J. H., *see* Banerjee, N., *TCAD Aug. 2009 1127-1137*
Chong, Y. J., and Parameswaran, S., Custom Floating-Point Unit Generation for Embedded Systems; *TCAD May 2009 638-650*
Chou, S.-J., *see* Chen, H.-Y., *TCAD Feb. 2009 193-206*
Choudhury, M. R., and Mohanram, K., Reliability Analysis of Logic Circuits; *TCAD March 2009 392-405*
Chouhan, S., Bose, R., and Balakrishnan, M., A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes; *TCAD July 2009 1017-1024*
Chu, E. T.-H., Huang, T.-Y., and Tsai, Y.-C., An Optimal Solution for the Heterogeneous Multiprocessor Single-Level Voltage-Setup Problem; *TCAD Nov. 2009 1705-1718*
Chu, Y.-L., *see* Wang, S.-J., *TCAD May 2009 716-727*
Chua-Eoan, L., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Chun, S., Kim, T., and Kang, S., ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults; *TCAD Sept. 2009 1401-1413*
Chung, E.-Y., *see* Bang, S.-Y., *TCAD Sept. 2009 1334-1347*
Chung, E.-Y., *see* Kim, M.-J., *TCAD Aug. 2009 1274-1278*
Chung, E.-Y., *see* Jun, M., *TCAD June 2009 926-930*
Ciesielski, M., Gomez-Prado, D., Ren, Q., Guillot, J., and Boutillon, E., Optimization of Data-Flow Computations Using Canonical TED Representation; *TCAD Sept. 2009 1321-1333*
Constantinides, G. A., *see* Liu, Q., *TCAD March 2009 305-315*
Cordone, R., Redaelli, F., Redaelli, M. A., Santambrogio, M. D., and Sciuto, D., Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs; *TCAD May 2009 662-675*
Cortadella, J., *see* Carmona, J., *TCAD Oct. 2009 1437-1455*
Coskun, A. K., Rosing, T. S., and Gross, K. C., Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs; *TCAD Oct. 2009 1503-1516*
Costanzo, A., *see* Rizzoli, V., *TCAD April 2009 516-527*
Czysz, D., Kassab, M., Lin, X., Mrugalski, G., Rajski, J., and Tyszer, J., Low-Power Scan Operation in Test Compression Environment; *TCAD Nov. 2009 1742-1755*

D

D'Amore, D., *see* Maffezzoni, P., *TCAD Jan. 2009 22-31*
Dai, H., and Knepper, R. W., Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18-μm BiCMOS Technology; *TCAD June 2009 826-836*
Dal, D., and Mansouri, N., Power Optimization With Power Islands Synthesis; *TCAD July 2009 1025-1037*
Daniel, L., *see* Bond, B. N., *TCAD Oct. 2009 1467-1480*
Daoud, E. A., and Nicolici, N., Real-Time Lossless Compression for Silicon Debug; *TCAD Sept. 2009 1387-1400*
Das, D., *see* Wang, J., *TCAD July 2009 1071-1084*
Das, S., *see* Hu, Y., *TCAD April 2009 591-595*
Das, S., Sural, S., and Patra, A., Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation; *TCAD June 2009 837-845*
Davoodi, A., *see* Wu, T.-H., *TCAD Nov. 2009 1666-1678*
Davoodi, A., *see* Xie, L., *TCAD July 2009 1085-1095*
De Micheli, G., *see* Mulas, F., *TCAD Dec. 2009 1870-1882*
De Micheli, G., An Outlook on Design Technologies for Future Integrated Systems; *TCAD June 2009 777-790*
DeOrio, A., Bauserman, A. B., Bertacco, V., and Isaksen, B. C., Inferno: Streamlining Verification With Inferred Semantics; *TCAD May 2009 728-741*
Dhiman, G., and Rosing, T. S., System-Level Power Management Using Online Learning; *TCAD May 2009 676-689*
Di Natale, M., *see* Sangiovanni-Vincentelli, A., *TCAD July 2009 937-940*
Dick, R. P., *see* Hassan, Z., *TCAD June 2009 860-873*
Dong, W., and Li, P., A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits; *TCAD April 2009 490-501*
Dounavis, A., *see* Roy, S., *TCAD Oct. 2009 1481-1492*
Drechsler, R., *see* Grosse, D., *TCAD May 2009 703-715*
Dueck, G. W., *see* Grosse, D., *TCAD May 2009 703-715*
Dundar, G., *see* Yilmaz, E., *TCAD Jan. 2009 32-45*
Dutt, N., *see* Shrivastava, A., *TCAD March 2009 461-465*
Dutt, N. D., *see* Cho, D., *TCAD April 2009 554-567*
Dutta, R., *see* Liu, S., *TCAD Feb. 2009 207-216*

E

Edwards, S. A., *see* Soviani, C., *TCAD Feb. 2009 231-244*
El Salloum, C., *see* Obermaisser, R., *TCAD July 2009 956-965*
Elfadel, I. M., Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses; *TCAD Aug. 2009 1150-1161*
Enami, T., Ninomiya, S., and Hashimoto, M., Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise; *TCAD April 2009 541-553*
Erdogan, A. T., *see* Han, W., *TCAD Dec. 2009 1830-1843*
Ergen, S. C., Sangiovanni-Vincentelli, A., Sun, X., Tebano, R., Alalusi, S., Audisio, G., and Sabatini, M., The Tire as an Intelligent Sensor; *TCAD July 2009 941-955*
Ernst, R., *see* Schliecker, S., *TCAD July 2009 979-992*

F

Fallah, F., *see* Amelifard, B., *TCAD April 2009 478-489*
Fang, H., *see* Wang, Z., *TCAD Feb. 2009 259-271*
Fang, J.-W., Hsu, C.-H., and Chang, Y.-W., An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs; *TCAD Jan. 2009 98-110*
Favalli, M., and Metra, C., Testing Resistive Opens and Bridging Faults Through Pulse Propagation; *TCAD June 2009 915-925*

Feng, Y., and Mantooth, H. A., Algorithms for Automatic Model Topology Formulation; *TCAD April 2009 502-515*
Feng, Z., Li, P., and Zhan, Y., An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis; *TCAD Jan. 2009 141-153*
Ferdinand, C., *see* Wilhelm, R., *TCAD July 2009 966-978*
Fossati, L., *see* Beltrame, G., *TCAD Dec. 2009 1857-1869*
Fujita, M., *see* Sarbishei, O., *TCAD May 2009 742-754*
Fujiyoshi, K., Kawai, H., and Ishihara, K., A Tree Based Novel Representation for 3D-Block Packing; *TCAD May 2009 759-764*

G

Gad, E., Nakhla, M., Achar, R., and Zhou, Y., A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations; *TCAD Sept. 2009 1359-1372*
Gajani, G. S., *see* Brambilla, A., *TCAD March 2009 447-451*
Gajski, D. D., *see* Gerstlauer, A., *TCAD Oct. 2009 1517-1530*
Ganeshpure, K., *see* Sanyal, A., *TCAD April 2009 596-600*
Garcia-Repetto, P., *see* Molina, M. C., *TCAD Jan. 2009 60-73*
Gerstlauer, A., Haubelt, C., Pimentel, A. D., Stefanov, T. P., Gajski, D. D., and Teich, J., Electronic System-Level Synthesis Methodologies; *TCAD Oct. 2009 1517-1530*
Gielen, G. G. E., *see* McConaghy, T., *TCAD Nov. 2009 1627-1640*
Gielen, G. G. E., *see* McConaghy, T., *TCAD Aug. 2009 1162-1175*
Gielen, G. G. E., *see* McConaghy, T., *TCAD Sept. 2009 1281-1294*
Gomez-Prado, D., *see* Ciesielski, M., *TCAD Sept. 2009 1321-1333*
Greene, J. W., *see* Vorwerk, K., *TCAD Feb. 2009 179-192*
Gross, K. C., *see* Coskun, A. K., *TCAD Oct. 2009 1503-1516*
Grosse, D., Wille, R., Dueck, G. W., and Drechsler, R., Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques; *TCAD May 2009 703-715*
Grund, D., *see* Wilhelm, R., *TCAD July 2009 966-978*
Gruosso, G., *see* Brambilla, A., *TCAD March 2009 447-451*
Guillot, J., *see* Ciesielski, M., *TCAD Sept. 2009 1321-1333*
Gupta, P., *see* Cheng, L., *TCAD Nov. 2009 1777-1781*
Gupta, S. K., *see* Jiang, Z., *TCAD Dec. 2009 1883-1895*

H

Habitz, P. A., *see* Xiong, J., *TCAD Sept. 2009 1414-1423*
Hadzic, I., *see* Soviani, C., *TCAD Feb. 2009 231-244*
Han, K. J., and Swaminathan, M., Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions; *TCAD June 2009 846-859*
Han, W., Yi, Y., Muir, M., Nousias, I., Arslan, T., and Erdogan, A. T., Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies; *TCAD Dec. 2009 1830-1843*
Hanumolu, P. K., *see* Vytyaz, I., *TCAD May 2009 609-622*
Harrod, P., *see* Ingelsson, U., *TCAD Aug. 2009 1269-1274*
Harrod, P., *see* Khursheed, S., *TCAD March 2009 406-416*
Harutyunyan, D., Rommes, J., ter Maten, J., and Schilders, W., Simulation of Mutually Coupled Oscillators Using Nonlinear Phase Macromodels; *TCAD Oct. 2009 1456-1466*
Hashimoto, M., *see* Enami, T., *TCAD April 2009 541-553*
Hassan, Z., Allec, N., Shang, L., Dick, R. P., Venkatraman, V., and Yang, R., Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits; *TCAD June 2009 860-873*
Haubelt, C., *see* Gerstlauer, A., *TCAD Oct. 2009 1517-1530*
Hayes, J. P., *see* Krishnaswamy, S., *TCAD Jan. 2009 74-86*
He, L., *see* Cheng, L., *TCAD Jan. 2009 130-140*
He, L., *see* Cheng, L., *TCAD Nov. 2009 1777-1781*
He, L., *see* Liu, S., *TCAD Feb. 2009 207-216*
He, L., *see* Hu, Y., *TCAD April 2009 591-595*
Heinen, S., *see* Wang, Y., *TCAD May 2009 769-773*
Heloue, K. R., Azizi, N., and Najm, F. N., Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation; *TCAD June 2009 874-887*
Hermida, R., *see* Molina, M. C., *TCAD Jan. 2009 60-73*
Hong, T., *see* Park, S.-B., *TCAD Oct. 2009 1545-1558*
Hong, X.-L., *see* Liu, S., *TCAD Feb. 2009 207-216*
Hoskote, Y., *see* Marculescu, R., *TCAD Jan. 2009 3-21*
Hsiung, K.-L., *see* Xu, Y., *TCAD May 2009 623-637*
Hsu, C.-H., *see* Fang, J.-W., *TCAD Jan. 2009 98-110*
Hu, D., *see* Xiang, D., *TCAD July 2009 1101-1105*
Hu, J., *see* Hu, S., *TCAD June 2009 818-825*
Hu, S., Ketkar, M., and Hu, J., Gate Sizing for Cell-Library-Based Designs; *TCAD June 2009 818-825*
Hu, X., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Hu, Y., Das, S., Trimberger, S., and He, L., Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate; *TCAD April 2009 591-595*
Huang, J.-L., *see* Wu, M.-F., *TCAD Nov. 2009 1767-1776*
Huang, S.-H., and Cheng, C.-H., Minimum-Period Register Binding; *TCAD Aug. 2009 1265-1269*
Huang, S.-Y., *see* Tzeng, C.-W., *TCAD Nov. 2009 1756-1766*
Huang, S.-Y., *see* Tzeng, C.-W., *TCAD May 2009 764-769*
Huang, T.-Y., *see* Chu, E. T.-H., *TCAD Nov. 2009 1705-1718*
Huber, B., *see* Obermaisser, R., *TCAD July 2009 956-965*

I

Ingelsson, U., Al-Hashimi, B. M., Khursheed, S., Reddy, S. M., and Harrod, P., Process Variation-Aware Test for Resistive Bridges; *TCAD Aug. 2009 1269-1274*
Irwin, M. J., *see* Ozturk, O., *TCAD June 2009 901-914*
Isaksen, B. C., *see* DeOrio, A., *TCAD May 2009 728-741*
Ishihara, K., *see* Fujiyoshi, K., *TCAD May 2009 759-764*
Issenin, I., *see* Shrivastava, A., *TCAD March 2009 461-465*
Issenin, I., *see* Cho, D., *TCAD April 2009 554-567*
Ito, N., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*

J

Jerger, N. E., *see* Marculescu, R., *TCAD Jan. 2009 3-21*
Jersak, M., *see* Schliecker, S., *TCAD July 2009 979-992*
Jiang, T.-Y., Liu, C.-N. J., and Jou, J.-Y., Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging; *TCAD Feb. 2009 272-284*
Jiang, Z., and Gupta, S. K., Threshold Testing: Improving Yield for Nanoscale VLSI; *TCAD Dec. 2009 1883-1895*
Jiao, D., *see* Chen, D., *TCAD Aug. 2009 1138-1149*
Jing, T. T., *see* Liu, S., *TCAD Feb. 2009 207-216*
Joeres, S., *see* Wang, Y., *TCAD May 2009 769-773*
Jou, J.-Y., *see* Jiang, T.-Y., *TCAD Feb. 2009 272-284*
Jun, M., Yoo, S., and Chung, E.-Y., Topology Synthesis of Cascaded Crossbar Switches; *TCAD June 2009 926-930*

K

Kandemir, M., *see* Ozturk, O., *TCAD June 2009 901-914*
Kang, K., *see* Li, J., *TCAD Jan. 2009 46-59*
Kang, S., *see* Chun, S., *TCAD Sept. 2009 1401-1413*
Kannan, A., *see* Shrivastava, A., *TCAD Nov. 2009 1719-1727*
Karakonstantis, G., *see* Banerjee, N., *TCAD Aug. 2009 1127-1137*
Kassab, M., *see* Czysz, D., *TCAD Nov. 2009 1742-1755*
Kawai, H., *see* Fujiyoshi, K., *TCAD May 2009 759-764*
Kennings, A., *see* Vorwerk, K., *TCAD Feb. 2009 179-192*
Kensler, A., *see* Spjut, J., *TCAD Dec. 2009 1802-1815*
Ketkar, M., *see* Hu, S., *TCAD June 2009 818-825*
Khursheed, S., Al-Hashimi, B. M., Reddy, S. M., and Harrod, P., Diagnosis of Multiple-Voltage Design With Bridge Defect; *TCAD March 2009 406-416*
Khursheed, S., *see* Ingelsson, U., *TCAD Aug. 2009 1269-1274*
Kim, H., *see* Lee, W. Y., *TCAD Oct. 2009 1531-1544*
Kim, H.-O., *see* Shin, Y., *TCAD March 2009 327-339*
Kim, J., Oh, S., Yoo, S., and Kyung, C.-M., An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution; *TCAD April 2009 568-581*
Kim, M.-J., Chung, E.-Y., and Yoon, S., High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation; *TCAD Aug. 2009 1274-1278*
Kim, T., *see* Chun, S., *TCAD Sept. 2009 1401-1413*
Kishinevsky, M., *see* Carmona, J., *TCAD Oct. 2009 1437-1455*
Knepper, R. W., *see* Dai, H., *TCAD June 2009 826-836*
Ko, H. F., and Nicolici, N., Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug; *TCAD Feb. 2009 285-297*

Kopetz, H., *see* Obermaisser, R., *TCAD July 2009 956-965*
Kopta, D., *see* Spjut, J., *TCAD Dec. 2009 1802-1815*
Krishnaswamy, S., Plaza, S. M., Markov, I. L., and Hayes, J. P., Signature-Based SER Analysis and Design of Logic Circuits; *TCAD Jan. 2009 74-86*
Kundu, S., *see* Sanyal, A., *TCAD April 2009 596-600*
Kuo, Y.-M., Chang, Y.-L., and Chang, S.-C., Efficient Boolean Characteristic Function for Timed Automatic Test Pattern Generation; *TCAD March 2009 417-425*
Kuo, Y.-M., Chang, Y.-T., Chang, S.-C., and Marek-Sadowska, M., Spare Cells With Constant Insertion for Engineering Change; *TCAD March 2009 456-460*
Kyung, C.-M., *see* Kim, J., *TCAD April 2009 568-581*

L

Lee, C.-H., *see* Chiou, L.-Y., *TCAD Aug. 2009 1213-1223*
Lee, D. C., *see* Vytyaz, I., *TCAD May 2009 609-622*
Lee, H., *see* Lee, W. Y., *TCAD Oct. 2009 1531-1544*
Lee, J., *see* Shrivastava, A., *TCAD Nov. 2009 1719-1727*
Lee, W. Y., Kim, H., and Lee, H., Maximum-Utility Scheduling of Operation Modes With Probabilistic Task Execution Times Under Energy Constraints; *TCAD Oct. 2009 1531-1544*
Lee, W.-P., Liu, H.-Y., and Chang, Y.-W., Voltage-Island Partitioning and Floorplanning Under Timing Constraints; *TCAD May 2009 690-702*
Li, C.-H., and Carloni, L. P., Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip; *TCAD Feb. 2009 165-178*
Li, J., Kang, K., and Roy, K., Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications; *TCAD Jan. 2009 46-59*
Li, K. S.-M., *see* Wang, S.-J., *TCAD May 2009 716-727*
Li, P., *see* Feng, Z., *TCAD Jan. 2009 141-153*
Li, P., *see* Zeng, Z., *TCAD Aug. 2009 1190-1200*
Li, P., *see* Dong, W., *TCAD April 2009 490-501*
Li, X., *see* Xu, Y., *TCAD May 2009 623-637*
Lim, S. K., *see* Pathak, M., *TCAD Sept. 2009 1373-1386*
Lin, C.-H., Wang, C.-Y., and Chen, Y.-C., Dependent-Latch Identification in Reachable State Space; *TCAD Aug. 2009 1113-1126*
Lin, P.-H., Chang, Y.-W., and Lin, S.-C., Analog Placement Based on Symmetry-Island Formulation; *TCAD June 2009 791-804*
Lin, S.-C., *see* Lin, P.-H., *TCAD June 2009 791-804*
Lin, X., *see* Czysz, D., *TCAD Nov. 2009 1742-1755*
Liu, C.-N. J., *see* Jiang, T.-Y., *TCAD Feb. 2009 272-284*
Liu, H.-Y., *see* Lee, W.-P., *TCAD May 2009 690-702*
Liu, Q., Constantinides, G. A., Masselos, K., and Cheung, P. Y. K., Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework; *TCAD March 2009 305-315*
Liu, Q., and Sapatnekar, S. S., A Framework for Scalable Postsilicon Statistical Delay Prediction Under Process Variations; *TCAD Aug. 2009 1201-1212*
Liu, S., Chen, G., Jing, T. T., He, L., Zhang, T., Dutta, R., and Hong, X.-L., Substrate Topological Routing for High-Density Packages; *TCAD Feb. 2009 207-216*

M

Macii, E., Editorial; *TCAD Jan. 2009 1-2*
Macii, E., Editorial; *TCAD Dec. 2009 1785*
Maffezzoni, P., and D'Amore, D., Evaluating Pulling Effects in Oscillators Due to Small-Signal Injection; *TCAD Jan. 2009 22-31*
Mansouri, N., *see* Dal, D., *TCAD July 2009 1025-1037*
Mantooth, H. A., *see* Feng, Y., *TCAD April 2009 502-515*
Marculescu, R., Ogras, U. Y., Peh, L.-S., Jerger, N. E., and Hoskote, Y., Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives; *TCAD Jan. 2009 3-21*
Marek-Sadowska, M., *see* Mehta, V. J., *TCAD Feb. 2009 245-258*
Marek-Sadowska, M., *see* Kuo, Y.-M., *TCAD March 2009 456-460*
Markov, I. L., *see* Krishnaswamy, S., *TCAD Jan. 2009 74-86*
Masotti, D., *see* Rizzoli, V., *TCAD April 2009 516-527*
Masselos, K., *see* Liu, Q., *TCAD March 2009 305-315*
Mastri, F., *see* Rizzoli, V., *TCAD April 2009 516-527*
Mayaram, K., *see* Vytyaz, I., *TCAD May 2009 609-622*
McAndrew, C. C., *see* Stevanovic, I., *TCAD Dec. 2009 1896*
McAndrew, C. C., *see* Stevanovic, I., *TCAD Sept. 2009 1428-1432*
McConaghy, T., and Gielen, G. G. E., Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy; *TCAD Nov. 2009 1627-1640*
McConaghy, T., Palmers, P., Steyaert, M., and Gielen, G. G. E., Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy; *TCAD Sept. 2009 1281-1294*
McConaghy, T., and Gielen, G. G. E., Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming; *TCAD Aug. 2009 1162-1175*
Meher, P. K., Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications; *TCAD April 2009 469-477*
Mehta, V. J., Marek-Sadowska, M., Tsai, K.-H., and Rajski, J., Timing-Aware Multiple-Delay-Fault Diagnosis; *TCAD Feb. 2009 245-258*
Metra, C., *see* Favalli, M., *TCAD June 2009 915-925*
Milano, M., *see* Ruggiero, M., *TCAD March 2009 378-391*
Mir, S., *see* Stratigopoulos, H.-G., *TCAD April 2009 582-590*
Mishra, P., *see* Qin, X., *TCAD Aug. 2009 1224-1236*
Mitra, S., *see* Park, S.-B., *TCAD Oct. 2009 1545-1558*
Mitra, S., *see* Zhang, J., *TCAD Sept. 2009 1307-1320*
Miyase, K., *see* Wu, M.-F., *TCAD Nov. 2009 1767-1776*
Mogal, H. D., Qian, H., Sapatnekar, S. S., and Bazargan, K., Fast and Accurate Statistical Criticality Computation Under Process Variations; *TCAD March 2009 350-363*
Mohanram, K., *see* Choudhury, M. R., *TCAD March 2009 392-405*
Molina, M. C., Ruiz-Sautua, R., Garcia-Repetto, P., and Hermida, R., Frequent-Pattern-Guided Multilevel Decomposition of Behavioral Specifications; *TCAD Jan. 2009 60-73*
Moon, U.-K., *see* Vytyaz, I., *TCAD May 2009 609-622*
Mrugalski, G., *see* Czysz, D., *TCAD Nov. 2009 1742-1755*
Muir, M., *see* Han, W., *TCAD Dec. 2009 1830-1843*
Mukhopadhyay, S., A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies; *TCAD July 2009 1038-1046*
Mulas, F., Atienza, D., Acquaviva, A., Carta, S., Benini, L., and De Micheli, G., Thermal Balancing Policy for Multiprocessor Stream Computing Platforms; *TCAD Dec. 2009 1870-1882*
Murgai, R., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*

N

Najm, F. N., *see* Heloue, K. R., *TCAD June 2009 874-887*
Nakhla, M., *see* Gad, E., *TCAD Sept. 2009 1359-1372*
Negrean, M., *see* Schliecker, S., *TCAD July 2009 979-992*
Nicolici, N., *see* Ko, H. F., *TCAD Feb. 2009 285-297*
Nicolici, N., *see* Daoud, E. A., *TCAD Sept. 2009 1387-1400*
Ninomiya, S., *see* Enami, T., *TCAD April 2009 541-553*
Nocco, S., *see* Cabodi, G., *TCAD Jan. 2009 154-158*
Nousias, I., *see* Han, W., *TCAD Dec. 2009 1830-1843*

O

Obermaisser, R., El Salloum, C., Huber, B., and Kopetz, H., From a Federated to an Integrated Automotive Architecture; *TCAD July 2009 956-965*
Ogras, U. Y., *see* Marculescu, R., *TCAD Jan. 2009 3-21*
Oh, S., *see* Kim, J., *TCAD April 2009 568-581*
Orailoglu, A., and Pozzi, L., Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008; *TCAD Dec. 2009 1786-1787*
Orailoglu, A., *see* Xiang, D., *TCAD July 2009 1101-1105*
Ozdal, M. M., Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits; *TCAD March 2009 340-349*
Ozdal, M. M., and Wong, M. D. F., Archer: A History-Based Global Routing Algorithm; *TCAD April 2009 528-540*
Ozev, S., *see* Acar, E., *TCAD July 2009 993-1005*
Ozturk, O., Kandemir, M., and Irwin, M. J., Using Data Compression for Increasing Memory System Utilization; *TCAD June 2009 901-914*

P

Paek, Y., *see* Shrivastava, A., *TCAD March 2009 461-465*
Paek, Y., *see* Cho, D., *TCAD April 2009 554-567*

Paik, S., *see* Shin, Y., *TCAD March 2009 327-339*
Palermo, G., Silvano, C., and Zaccaria, V., ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration; *TCAD Dec. 2009 1816-1829*
Palmers, P., *see* McConaghy, T., *TCAD Sept. 2009 1281-1294*
Pamunuwa, D., *see* Weerasekera, R., *TCAD Aug. 2009 1237-1250*
Pan, D. Z., *see* Cho, M., *TCAD July 2009 1006-1016*
Parameswaran, S., *see* Chong, Y. J., *TCAD May 2009 638-650*
Park, S., *see* Shrivastava, A., *TCAD March 2009 461-465*
Park, S.-B., Hong, T., and Mitra, S., Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA); *TCAD Oct. 2009 1545-1558*
Pasricha, S., *see* Cho, D., *TCAD April 2009 554-567*
Pathak, M., and Lim, S. K., Performance and Thermal-Aware Steiner Routing for 3-D Stacked ICs; *TCAD Sept. 2009 1373-1386*
Patil, M. B., *see* Thakker, R. A., *TCAD July 2009 1061-1070*
Patil, N. P., *see* Zhang, J., *TCAD Sept. 2009 1307-1320*
Patra, A., *see* Das, S., *TCAD June 2009 837-845*
Pedram, M., *see* Amelifard, B., *TCAD June 2009 888-900*
Pedram, M., *see* Amelifard, B., *TCAD April 2009 478-489*
Peh, L.-S., *see* Marculescu, R., *TCAD Jan. 2009 3-21*
Pelosi, G., *see* Agosta, G., *TCAD June 2009 805-817*
Peng, H., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Phillips, J. R., *see* Ye, Z., *TCAD Nov. 2009 1641-1653*
Pileggi, L. T., *see* Xu, Y., *TCAD May 2009 623-637*
Pimentel, A. D., *see* Gerstlauer, A., *TCAD Oct. 2009 1517-1530*
Pinto, A., Carloni, L. P., and Sangiovanni-Vincentelli, A. L., A Methodology for Constraint-Driven Synthesis of On-Chip Communications; *TCAD March 2009 364-377*
Pisano, A., *see* Alimonda, A., *TCAD Nov. 2009 1691-1704*
Pister, M., *see* Wilhelm, R., *TCAD July 2009 966-978*
Plaza, S. M., *see* Krishnaswamy, S., *TCAD Jan. 2009 74-86*
Pomeranz, I., and Reddy, S. M., Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions; *TCAD Jan. 2009 121-129*
Pomeranz, I., and Reddy, S. M., Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets; *TCAD Sept. 2009 1424-1428*
Pomeranz, I., and Reddy, S. M., Double–Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits; *TCAD March 2009 426-432*
Pozzi, L., *see* Orailoglu, A., *TCAD Dec. 2009 1786-1787*

Q

Qian, H., *see* Mogal, H. D., *TCAD March 2009 350-363*
Qin, X., and Mishra, P., A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression; *TCAD Aug. 2009 1224-1236*
Quer, S., *see* Cabodi, G., *TCAD Jan. 2009 154-158*
Quigley, S. F., *see* Abu-Issa, A. S., *TCAD May 2009 755-759*

R

Rajski, J., *see* Czysz, D., *TCAD Nov. 2009 1742-1755*
Rajski, J., *see* Mehta, V. J., *TCAD Feb. 2009 245-258*
Ramgopal Rao, V., *see* Thakker, R. A., *TCAD July 2009 1061-1070*
Rao, R., and Vrudhula, S., Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints; *TCAD Oct. 2009 1559-1572*
Redaelli, F., *see* Cordone, R., *TCAD May 2009 662-675*
Redaelli, M. A., *see* Cordone, R., *TCAD May 2009 662-675*
Reddy, S. M., *see* Pomeranz, I., *TCAD Jan. 2009 121-129*
Reddy, S. M., *see* Pomeranz, I., *TCAD Sept. 2009 1424-1428*
Reddy, S. M., *see* Khursheed, S., *TCAD March 2009 406-416*
Reddy, S. M., *see* Ingelsson, U., *TCAD Aug. 2009 1269-1274*
Reddy, S. M., *see* Pomeranz, I., *TCAD March 2009 426-432*
Reineke, J., *see* Wilhelm, R., *TCAD July 2009 966-978*
Ren, Q., *see* Ciesielski, M., *TCAD Sept. 2009 1321-1333*
Richter, K., *see* Schliecker, S., *TCAD July 2009 979-992*
Rizzoli, V., Mastri, F., Costanzo, A., and Masotti, D., Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals; *TCAD April 2009 516-527*
Rolain, Y., *see* Bronckers, S., *TCAD Nov. 2009 1613-1626*
Rommes, J., *see* Harutyunyan, D., *TCAD Oct. 2009 1456-1466*
Rosing, T. S., *see* Coskun, A. K., *TCAD Oct. 2009 1503-1516*
Rosing, T. S., *see* Dhiman, G., *TCAD May 2009 676-689*
Rox, J., *see* Schliecker, S., *TCAD July 2009 979-992*
Roy, K., *see* Choi, J. H., *TCAD Jan. 2009 87-97*
Roy, K., *see* Li, J., *TCAD Jan. 2009 46-59*
Roy, K., *see* Banerjee, N., *TCAD Aug. 2009 1127-1137*
Roy, S., and Dounavis, A., Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation; *TCAD Oct. 2009 1481-1492*
Rubin, A., *see* Sinha, D., *TCAD July 2009 1096-1100*
Ruggiero, M., Bertozzi, D., Benini, L., Milano, M., and Andrei, A., Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms; *TCAD March 2009 378-391*
Ruiz-Sautua, R., *see* Molina, M. C., *TCAD Jan. 2009 60-73*
Rutenbar, R. A., *see* Singhee, A., *TCAD Aug. 2009 1176-1189*

S

Sabatini, M., *see* Ergen, S. C., *TCAD July 2009 941-955*
Sachid, A. B., *see* Thakker, R. A., *TCAD July 2009 1061-1070*
Safarpour, S., and Veneris, A., Automated Design Debugging With Abstraction and Refinement; *TCAD Oct. 2009 1597-1608*
Saleh, R. A., *see* Sengupta, D., *TCAD March 2009 316-326*
Sangiovanni-Vincentelli, A., and Di Natale, M., Challenges and Solutions in the Development of Automotive Systems; *TCAD July 2009 937-940*
Sangiovanni-Vincentelli, A., *see* Ergen, S. C., *TCAD July 2009 941-955*
Sangiovanni-Vincentelli, A. L., *see* Pinto, A., *TCAD March 2009 364-377*
Santambrogio, M. D., *see* Cordone, R., *TCAD May 2009 662-675*
Sanyal, A., Ganeshpure, K., and Kundu, S., An Improved Soft-Error Rate Measurement Technique; *TCAD April 2009 596-600*
Sapatnekar, S. S., *see* Yuh, P.-H., *TCAD Sept. 2009 1295-1306*
Sapatnekar, S. S., *see* Liu, Q., *TCAD Aug. 2009 1201-1212*
Sapatnekar, S. S., *see* Mogal, H. D., *TCAD March 2009 350-363*
Sarbishei, O., Tabandeh, M., Alizadeh, B., and Fujita, M., A Formal Approach for Debugging Arithmetic Circuits; *TCAD May 2009 742-754*
Sarin, V., *see* Yi, Y., *TCAD July 2009 1106-1110*
Sathe, C., *see* Thakker, R. A., *TCAD July 2009 1061-1070*
Schaeffer, G., *see* Sinha, D., *TCAD July 2009 1096-1100*
Scheir, K., *see* Bronckers, S., *TCAD Nov. 2009 1613-1626*
Schilders, W., *see* Harutyunyan, D., *TCAD Oct. 2009 1456-1466*
Schlickling, M., *see* Wilhelm, R., *TCAD July 2009 966-978*
Schliecker, S., Rox, J., Negrean, M., Richter, K., Jersak, M., and Ernst, R., System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures; *TCAD July 2009 979-992*
Sciuto, D., *see* Beltrame, G., *TCAD Dec. 2009 1857-1869*
Sciuto, D., *see* Agosta, G., *TCAD June 2009 805-817*
Sciuto, D., *see* Cordone, R., *TCAD May 2009 662-675*
Sengupta, D., and Saleh, R. A., Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design; *TCAD March 2009 316-326*
Shang, L., *see* Hassan, Z., *TCAD June 2009 860-873*
Shi, R., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Shi, W., *see* Yi, Y., *TCAD July 2009 1106-1110*
Shibuya, T., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Shin, C., *see* Choi, E., *TCAD March 2009 451-456*
Shin, Y., Paik, S., and Kim, H.-O., Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements; *TCAD March 2009 327-339*
Shin, Y., *see* Choi, E., *TCAD March 2009 451-456*
Shiu, H.-Y., *see* Wang, S.-J., *TCAD May 2009 716-727*
Shojaei Baghini, M., *see* Thakker, R. A., *TCAD July 2009 1061-1070*
Shrivastava, A., Kannan, A., and Lee, J., A Software-Only Solution to Use Scratch Pads for Stack Data; *TCAD Nov. 2009 1719-1727*
Shrivastava, A., Issenin, I., Dutt, N., Park, S., and Paek, Y., Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures; *TCAD March 2009 461-465*
Silvano, C., *see* Palermo, G., *TCAD Dec. 2009 1816-1829*
Sinanoglu, O., *see* Almukhaizim, S., *TCAD Feb. 2009 298-302*
Singhee, A., and Rutenbar, R. A., Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design; *TCAD Aug. 2009 1176-1189*
Sinha, D., Rubin, A., Visweswariah, C., Borkam, F., Schaeffer, G., and Abbaspour, S., Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise; *TCAD July 2009 1096-1100*

Soviani, C., Hadzic, I., and Edwards, S. A., Synthesis and Optimization of Pipelined Packet Processors; *TCAD Feb. 2009 231-244*
Spjut, J., Kensler, A., Kopta, D., and Brunvand, E., TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing; *TCAD Dec. 2009 1802-1815*
Srivastava, N., Suaya, R., and Banerjee, K., Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate; *TCAD July 2009 1047-1060*
Stefanov, T. P., *see* Gerstlauer, A., *TCAD Oct. 2009 1517-1530*
Stevanovic, I., and McAndrew, C. C., Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432]; *TCAD Dec. 2009 1896*
Stevanovic, I., and McAndrew, C. C., Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling; *TCAD Sept. 2009 1428-1432*
Steyaert, M., *see* McConaghy, T., *TCAD Sept. 2009 1281-1294*
Stratigopoulos, H.-G., Mir, S., and Bounceur, A., Evaluation of Analog/RF Test Measurements at the Design Stage; *TCAD April 2009 582-590*
Suaya, R., *see* Srivastava, N., *TCAD July 2009 1047-1060*
Sun, X., *see* Ergen, S. C., *TCAD July 2009 941-955*
Sung, W., *see* Chang, H., *TCAD Jan. 2009 158-163*
Sur-Kolay, S., *see* Banerjee, P., *TCAD May 2009 651-661*
Sural, S., *see* Das, S., *TCAD June 2009 837-845*
Swaminathan, M., *see* Han, K. J., *TCAD June 2009 846-859*

T

Tabandeh, M., *see* Sarbishei, O., *TCAD May 2009 742-754*
Taubin, A., *see* Carmona, J., *TCAD Oct. 2009 1437-1455*
Tebano, R., *see* Ergen, S. C., *TCAD July 2009 941-955*
Tehranipoor, M., *see* Ahmed, N., *TCAD Oct. 2009 1573-1582*
Teich, J., *see* Gerstlauer, A., *TCAD Oct. 2009 1517-1530*
Tenhunen, H., *see* Weerasekera, R., *TCAD Aug. 2009 1237-1250*
ter Maten, J., *see* Harutyunyan, D., *TCAD Oct. 2009 1456-1466*
Thakker, R. A., Sathe, C., Sachid, A. B., Shojaei Baghini, M., Ramgopal Rao, V., and Patil, M. B., A Novel Table-Based Approach for Design of FinFET Circuits; *TCAD July 2009 1061-1070*
Topham, N., *see* Zuluaga, M., *TCAD Dec. 2009 1788-1801*
Trimberger, S., *see* Hu, Y., *TCAD April 2009 591-595*
Tsai, K.-H., *see* Mehta, V. J., *TCAD Feb. 2009 245-258*
Tsai, Y.-C., *see* Chu, E. T.-H., *TCAD Nov. 2009 1705-1718*
Tyszer, J., *see* Czysz, D., *TCAD Nov. 2009 1742-1755*
Tzeng, C.-W., and Huang, S.-Y., QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test; *TCAD Nov. 2009 1756-1766*
Tzeng, C.-W., Cheng, H.-C., and Huang, S.-Y., Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects; *TCAD May 2009 764-769*

V

Van der Plas, G., *see* Bronckers, S., *TCAD Nov. 2009 1613-1626*
Vandersteen, G., *see* Bronckers, S., *TCAD Nov. 2009 1613-1626*
Veneris, A., *see* Safarpour, S., *TCAD Oct. 2009 1597-1608*
Venkatraman, V., *see* Hassan, Z., *TCAD June 2009 860-873*
Visweswariah, C., *see* Xiong, J., *TCAD Sept. 2009 1414-1423*
Visweswariah, C., *see* Sinha, D., *TCAD July 2009 1096-1100*
Vorwerk, K., Kennings, A., and Greene, J. W., Improving Simulated Annealing-Based FPGA Placement With Directed Moves; *TCAD Feb. 2009 179-192*
Vrudhula, S., *see* Rao, R., *TCAD Oct. 2009 1559-1572*
Vytyaz, I., Lee, D. C., Hanumolu, P. K., Moon, U.-K., and Mayaram, K., Automated Design and Optimization of Low-Noise Oscillators; *TCAD May 2009 609-622*

W

Wang, C.-Y., *see* Lin, C.-H., *TCAD Aug. 2009 1113-1126*
Wang, J., Das, D., and Zhou, H., Gate Sizing by Lagrangian Relaxation Revisited; *TCAD July 2009 1071-1084*
Wang, L., *see* Wang, S., *TCAD April 2009 601-605*
Wang, L.-C., *see* Callegari, N., *TCAD Nov. 2009 1728-1741*
Wang, S., *see* Wang, Z., *TCAD Aug. 2009 1251-1264*
Wang, S., and Wang, L., Analysis of Deskew Signaling Via Adaptive Timing; *TCAD April 2009 601-605*
Wang, S.-J., and Yeh, T.-H., High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability; *TCAD Oct. 2009 1583-1596*
Wang, S.-J., Li, K. S.-M., Chen, S.-C., Shiu, H.-Y., and Chu, Y.-L., Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint; *TCAD May 2009 716-727*
Wang, S.-L., *see* Chen, H.-Y., *TCAD Feb. 2009 193-206*
Wang, Y., Joeres, S., Wunderlich, R., and Heinen, S., Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements; *TCAD May 2009 769-773*
Wang, Z., Fang, H., Chakrabarty, K., and Bienek, M., Deviation-Based LFSR Reseeding for Test-Data Compression; *TCAD Feb. 2009 259-271*
Wang, Z., Chakrabarty, K., and Wang, S., Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip; *TCAD Aug. 2009 1251-1264*
Weerasekera, R., Pamunuwa, D., Zheng, L.-R., and Tenhunen, H., Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints; *TCAD Aug. 2009 1237-1250*
Wen, X., *see* Wu, M.-F., *TCAD Nov. 2009 1767-1776*
Wenzel, R., *see* Yi, Y., *TCAD July 2009 1106-1110*
Wilhelm, R., Grund, D., Reineke, J., Schlickling, M., Pister, M., and Ferdinand, C., Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems; *TCAD July 2009 966-978*
Wille, R., *see* Grosse, D., *TCAD May 2009 703-715*
Wong, M. D. F., *see* Wu, H., *TCAD Feb. 2009 217-230*
Wong, M. D. F., *see* Yan, T., *TCAD Nov. 2009 1679-1690*
Wong, M. D. F., *see* Ozdal, M. M., *TCAD April 2009 528-540*
Wong, N., *see* Chen, Q., *TCAD Nov. 2009 1654-1665*
Wu, H., and Wong, M. D. F., Incremental Improvement of Voltage Assignment; *TCAD Feb. 2009 217-230*
Wu, M.-F., Huang, J.-L., Wen, X., and Miyase, K., Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment; *TCAD Nov. 2009 1767-1776*
Wu, T.-H., and Davoodi, A., PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design; *TCAD Nov. 2009 1666-1678*
Wu, T.-H., *see* Xie, L., *TCAD July 2009 1085-1095*
Wunderlich, R., *see* Wang, Y., *TCAD May 2009 769-773*

X

Xiang, D., Hu, D., Xu, Q., and Orailoglu, A., Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture; *TCAD July 2009 1101-1105*
Xie, L., Davoodi, A., Zhang, J., and Wu, T.-H., Adjustment-Based Modeling for Timing Analysis Under Variability; *TCAD July 2009 1085-1095*
Xiong, J., *see* Cheng, L., *TCAD Jan. 2009 130-140*
Xiong, J., Zolotov, V., Visweswariah, C., and Habitz, P. A., Optimal Test Margin Computation for At-Speed Structural Test; *TCAD Sept. 2009 1414-1423*
Xu, Q., *see* Xiang, D., *TCAD July 2009 1101-1105*
Xu, Y., Hsiung, K.-L., Li, X., Pileggi, L. T., and Boyd, S. P., Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty; *TCAD May 2009 623-637*

Y

Yan, T., and Wong, M. D. F., BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology; *TCAD Nov. 2009 1679-1690*
Yang, C.-L., *see* Yuh, P.-H., *TCAD Sept. 2009 1295-1306*
Yang, R., *see* Hassan, Z., *TCAD June 2009 860-873*
Yao, H., and Zheng, H., Automated Interface Refinement for Compositional Verification; *TCAD March 2009 433-446*
Ye, Z., Zhu, Z., and Phillips, J. R., Incremental Large-Scale Electrostatic Analysis; *TCAD Nov. 2009 1641-1653*
Yeh, T.-H., *see* Wang, S.-J., *TCAD Oct. 2009 1583-1596*
Yi, Y., *see* Han, W., *TCAD Dec. 2009 1830-1843*
Yi, Y., Wenzel, R., Sarin, V., and Shi, W., Inductance Extraction for Interconnects in the Presence of Nonlinear Magnetic Materials; *TCAD July 2009 1106-1110*
Yilmaz, E., and Dundar, G., Analog Layout Generator for CMOS Circuits; *TCAD Jan. 2009 32-45*
Yoo, S., *see* Jun, M., *TCAD June 2009 926-930*
Yoo, S., *see* Kim, J., *TCAD April 2009 568-581*

Yoon, S., *see* Bang, S.-Y., *TCAD Sept. 2009 1334-1347*
Yoon, S., *see* Kim, M.-J., *TCAD Aug. 2009 1274-1278*
Yu, W., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Yuan, K., *see* Cho, M., *TCAD July 2009 1006-1016*
Yuh, P.-H., Sapatnekar, S. S., Yang, C.-L., and Chang, Y.-W., A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips; *TCAD Sept. 2009 1295-1306*

Z

Zaccaria, V., *see* Palermo, G., *TCAD Dec. 2009 1816-1829*
Zeng, Z., and Li, P., Locality-Driven Parallel Power Grid Optimization; *TCAD Aug. 2009 1190-1200*
Zhan, Y., *see* Feng, Z., *TCAD Jan. 2009 141-153*
Zhang, J., *see* Xie, L., *TCAD July 2009 1085-1095*
Zhang, J., Patil, N. P., and Mitra, S., Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits; *TCAD Sept. 2009 1307-1320*
Zhang, L., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Zhang, T., *see* Liu, S., *TCAD Feb. 2009 207-216*
Zhang, W., Yu, W., Hu, X., Zhang, L., Shi, R., Peng, H., Zhu, Z., Chua-Eoan, L., Murgai, R., Shibuya, T., Ito, N., and Cheng, C.-K., Efficient Power Network Analysis Considering Multidomain Clock Gating; *TCAD Sept. 2009 1348-1358*
Zheng, H., *see* Yao, H., *TCAD March 2009 433-446*
Zheng, L.-R., *see* Weerasekera, R., *TCAD Aug. 2009 1237-1250*
Zhou, H., *see* Wang, J., *TCAD July 2009 1071-1084*
Zhou, Y., *see* Gad, E., *TCAD Sept. 2009 1359-1372*
Zhu, Z., *see* Ye, Z., *TCAD Nov. 2009 1641-1653*
Zhu, Z., *see* Zhang, W., *TCAD Sept. 2009 1348-1358*
Zolotov, V., *see* Xiong, J., *TCAD Sept. 2009 1414-1423*
Zuluaga, M., and Topham, N., Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions; *TCAD Dec. 2009 1788-1801*

SUBJECT INDEX

A

Adaptive Kalman filters
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y., +, TCAD Sept. 2009 1334-1347*
Adaptive signal processing
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y., +, TCAD Sept. 2009 1334-1347*
Adaptive systems
Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*
Algorithm design and analysis
High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier. *Chen, J., +, TCAD Dec. 2009 1844-1856*
PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. *Wu, T.-H., +, TCAD Nov. 2009 1666-1678*
ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration. *Palermo, G., +, TCAD Dec. 2009 1816-1829*
Analog circuits
Analog Placement Based on Symmetry-Island Formulation. *Lin, P.-H., +, TCAD June 2009 791-804*
Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection. *Bond, B. N., +, TCAD Oct. 2009 1467-1480*
Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming. *McConaghy, T., +, TCAD Aug. 2009 1162-1175*
Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy. *McConaghy, T., +, TCAD Sept. 2009 1281-1294*
Analog integrated circuits
Evaluation of Analog/RF Test Measurements at the Design Stage. *Stratigopoulos, H.-G., +, TCAD April 2009 582-590*
Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy. *McConaghy, T., +, TCAD Nov. 2009 1627-1640*
Analysis of variance
Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432]. *Stevanovic, I., +, TCAD Dec. 2009 1896*
Analytical models
ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration. *Palermo, G., +, TCAD Dec. 2009 1816-1829*
Application specific integrated circuits
Custom Floating-Point Unit Generation for Embedded Systems. *Chong, Y. J., +, TCAD May 2009 638-650*
Efficient Additive Statistical Leakage Estimation. *Cheng, L., +, TCAD Nov. 2009 1777-1781*
Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y., +, TCAD March 2009 327-339*
Application specific processors
Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions. *Zuluaga, M., +, TCAD Dec. 2009 1788-1801*
Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008. *Orailoglu, A., +, TCAD Dec. 2009 1786-1787*
Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies. *Han, W., +, TCAD Dec. 2009 1830-1843*
ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration. *Palermo, G., +, TCAD Dec. 2009 1816-1829*
TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing. *Spjut, J., +, TCAD Dec. 2009 1802-1815*
Approximation theory
Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S., +, TCAD Oct. 2009 1481-1492*
Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses. *Elfadel, I. M., +, TCAD Aug. 2009 1150-1161*
Arrays
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S., +, TCAD June 2009 837-845*
Asynchronous circuits
Automated Interface Refinement for Compositional Verification. *Yao, H., +, TCAD March 2009 433-446*
Elastic Circuits. *Carmona, J., +, TCAD Oct. 2009 1437-1455*
Automatic test pattern generation
A Novel Faster-Than-at-Speed Transition-Delay Test Method Considering IR-Drop Effects. *Ahmed, N., +, TCAD Oct. 2009 1573-1582*
ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S., +, TCAD Sept. 2009 1401-1413*
Efficient Boolean Characteristic Function for Timed Automatic Test Pattern Generation. *Kuo, Y.-M., +, TCAD March 2009 417-425*
High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability. *Wang, S.-J., +, TCAD Oct. 2009 1583-1596*
Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip. *Wang, Z., +, TCAD Aug. 2009 1251-1264*
Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects. *Tzeng, C.-W., +, TCAD May 2009 764-769*
Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment. *Wu, M.-F., +, TCAD Nov. 2009 1767-1776*
Process Variation-Aware Test for Resistive Bridges. *Ingelsson, U., +, TCAD Aug. 2009 1269-1274*
Threshold Testing: Improving Yield for Nanoscale VLSI. *Jiang, Z., +, TCAD Dec. 2009 1883-1895*
Timing-Aware Multiple-Delay-Fault Diagnosis. *Mehta, V. J., +, TCAD Feb. 2009 245-258*
Automobile industry
System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures. *Schliecker, S., +, TCAD July 2009 979-992*
Automobiles
From a Federated to an Integrated Automotive Architecture. *Obermaisser, R., +, TCAD July 2009 956-965*

Automotive electronics
From a Federated to an Integrated Automotive Architecture. *Obermaisser, R., +, TCAD July 2009 956-965*
Automotive engineering
System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures. *Schliecker, S., +, TCAD July 2009 979-992*
The Tire as an Intelligent Sensor. *Ergen, S. C., +, TCAD July 2009 941-955*

B

Band-pass filters
Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters. *Choi, J. H., +, TCAD Jan. 2009 87-97*
Benchmark testing
Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs. *Banerjee, P., +, TCAD May 2009 651-661*
Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment. *Wu, M.-F., +, TCAD Nov. 2009 1767-1776*
ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration. *Beltrame, G., +, TCAD Dec. 2009 1857-1869*
Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y., +, TCAD March 2009 327-339*
BiCMOS integrated circuits
Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18-μm BiCMOS Technology. *Dai, H., +, TCAD June 2009 826-836*
Bin packing
A Tree Based Novel Representation for 3D-Block Packing. *Fujiyoshi, K., +, TCAD May 2009 759-764*
BioMEMS
A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips. *Yuh, P.-H., +, TCAD Sept. 2009 1295-1306*
Boolean functions
A Transform-Parametric Approach to Boolean Matching. *Agosta, G., +, TCAD June 2009 805-817*
Efficient Boolean Characteristic Function for Timed Automatic Test Pattern Generation. *Kuo, Y.-M., +, TCAD March 2009 417-425*
Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications. *Meher, P. K., +, TCAD April 2009 469-477*
Bridge circuits
Diagnosis of Multiple-Voltage Design With Bridge Defect. *Khursheed, S., +, TCAD March 2009 406-416*
Broadband communication
Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies. *Han, W., +, TCAD Dec. 2009 1830-1843*
Buffer storage
Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework. *Liu, Q., +, TCAD March 2009 305-315*
Built-in self test
Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST. *Abu-Issa, A. S., +, TCAD May 2009 755-759*
Evaluation of Analog/RF Test Measurements at the Design Stage. *Stratigopoulos, H.-G., +, TCAD April 2009 582-590*

C

Cache storage
Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. *Shrivastava, A., +, TCAD March 2009 461-465*
CAD
Improving Simulated Annealing-Based FPGA Placement With Directed Moves. *Vorwerk, K., +, TCAD Feb. 2009 179-192*
Calibration
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E., +, TCAD July 2009 993-1005*
Capacitance
Incremental Large-Scale Electrostatic Analysis. *Ye, Z., +, TCAD Nov. 2009 1641-1653*
Carbon nanotubes
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*
Carry logic
A Formal Approach for Debugging Arithmetic Circuits. *Sarbishei, O., +, TCAD May 2009 742-754*
Chemical mechanical polishing
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y., +, TCAD Feb. 2009 193-206*
Circuit analysis computing
Adjustment-Based Modeling for Timing Analysis Under Variability. *Xie, L., +, TCAD July 2009 1085-1095*
Improving Simulated Annealing-Based FPGA Placement With Directed Moves. *Vorwerk, K., +, TCAD Feb. 2009 179-192*
Circuit CAD
A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits. *Dong, W., +, TCAD April 2009 490-501*
Elastic Circuits. *Carmona, J., +, TCAD Oct. 2009 1437-1455*
Circuit complexity
Automated Design Debugging With Abstraction and Refinement. *Safarpour, S., +, TCAD Oct. 2009 1597-1608*
Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S., +, TCAD Oct. 2009 1481-1492*
Circuit layout
Analog Placement Based on Symmetry-Island Formulation. *Lin, P.-H., +, TCAD June 2009 791-804*
Voltage-Island Partitioning and Floorplanning Under Timing Constraints. *Lee, W.-P., +, TCAD May 2009 690-702*
Circuit layout CAD
Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design. *Sengupta, D., +, TCAD March 2009 316-326*
Circuit noise
Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*
Circuit optimization
A Novel Table-Based Approach for Design of FinFET Circuits. *Thakker, R. A., +, TCAD July 2009 1061-1070*
Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design. *Sengupta, D., +, TCAD March 2009 316-326*
Automated Design and Optimization of Low-Noise Oscillators. *Vytyaz, I., +, TCAD May 2009 609-622*
Gate Sizing by Lagrangian Relaxation Revisited. *Wang, J., +, TCAD July 2009 1071-1084*
Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths. *Amelifard, B., +, TCAD April 2009 478-489*
Performance and Thermal-Aware Steiner Routing for 3-D Stacked ICs. *Pathak, M., +, TCAD Sept. 2009 1373-1386*
Power Optimization With Power Islands Synthesis. *Dal, D., +, TCAD July 2009 1025-1037*
Circuit reliability
Signature-Based SER Analysis and Design of Logic Circuits. *Krishnaswamy, S., +, TCAD Jan. 2009 74-86*
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J., +, TCAD Jan. 2009 46-59*
Circuit stability
Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection. *Bond, B. N., +, TCAD Oct. 2009 1467-1480*
Circuit testing
ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S., +, TCAD Sept. 2009 1401-1413*
Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets. *Pomeranz, I., +, TCAD Sept. 2009 1424-1428*
Low-Power Scan Operation in Test Compression Environment. *Czysz, D., +, TCAD Nov. 2009 1742-1755*
Clocks
Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*

Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*

Gate Sizing by Lagrangian Relaxation Revisited. *Wang, J., +, TCAD July 2009 1071-1084*

High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation. *Kim, M.-J., +, TCAD Aug. 2009 1274-1278*

Cloud computing

PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. *Wu, T.-H., +, TCAD Nov. 2009 1666-1678*

CMOS analog integrated circuits

Analog Layout Generator for CMOS Circuits. *Yilmaz, E., +, TCAD Jan. 2009 32-45*

CMOS digital integrated circuits

Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*

CMOS integrated circuits

A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems. *Bronckers, S., +, TCAD Nov. 2009 1613-1626*

An Improved Soft-Error Rate Measurement Technique. *Sanyal, A., +, TCAD April 2009 596-600*

Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y., +, TCAD March 2009 327-339*

Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J., +, TCAD Jan. 2009 46-59*

CMOS logic circuits

Testing Resistive Opens and Bridging Faults Through Pulse Propagation. *Favalli, M., +, TCAD June 2009 915-925*

Codes

Access-Pattern-Aware On-Chip Memory Allocation for SIMD Processors. *Chang, H., +, TCAD Jan. 2009 158-163*

Combinatorial mathematics

A Transform-Parametric Approach to Boolean Matching. *Agosta, G., +, TCAD June 2009 805-817*

Compressors

Low-Power Scan Operation in Test Compression Environment. *Czysz, D., +, TCAD Nov. 2009 1742-1755*

Computability

Strengthening Model Checking Techniques With Inductive Invariants. *Cabodi, G., +, TCAD Jan. 2009 154-158*

Computational complexity

A Formal Approach for Debugging Arithmetic Circuits. *Sarbishei, O., +, TCAD May 2009 742-754*

Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints. *Rao, R., +, TCAD Oct. 2009 1559-1572*

Computer architecture

Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems. *Wilhelm, R., +, TCAD July 2009 966-978*

TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing. *Spjut, J., +, TCAD Dec. 2009 1802-1815*

Computer graphics

TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing. *Spjut, J., +, TCAD Dec. 2009 1802-1815*

Convergence of numerical methods

Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses. *Elfadel, I. M., +, TCAD Aug. 2009 1150-1161*

Convex programming

Gate Sizing by Lagrangian Relaxation Revisited. *Wang, J., +, TCAD July 2009 1071-1084*

Correlation methods

Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation. *Heloue, K. R., +, TCAD June 2009 874-887*

Crosstalk

ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S., +, TCAD Sept. 2009 1401-1413*

Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S., +, TCAD Oct. 2009 1481-1492*

Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise. *Sinha, D., +, TCAD July 2009 1096-1100*

Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18-μm BiCMOS Technology. *Dai, H., +, TCAD June 2009 826-836*

Cryptography

HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection. *Chakraborty, R. S., +, TCAD Oct. 2009 1493-1502*

D

Data acquisition

Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. *Ko, H. F., +, TCAD Feb. 2009 285-297*

The Tire as an Intelligent Sensor. *Ergen, S. C., +, TCAD July 2009 941-955*

Data analysis

Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E., +, TCAD July 2009 993-1005*

Data compression

A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression. *Qin, X., +, TCAD Aug. 2009 1224-1236*

Deviation-Based LFSR Reseeding for Test-Data Compression. *Wang, Z., +, TCAD Feb. 2009 259-271*

Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip. *Wang, Z., +, TCAD Aug. 2009 1251-1264*

Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture. *Xiang, D., +, TCAD July 2009 1101-1105*

Using Data Compression for Increasing Memory System Utilization. *Ozturk, O., +, TCAD June 2009 901-914*

Data flow computing

A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*

Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions. *Zuluaga, M., +, TCAD Dec. 2009 1788-1801*

Optimization of Data-Flow Computations Using Canonical TED Representation. *Ciesielski, M., +, TCAD Sept. 2009 1321-1333*

DC-DC power converters

Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips. *Amelifard, B., +, TCAD June 2009 888-900*

Decoding

A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes. *Chouhan, S., +, TCAD July 2009 1017-1024*

A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression. *Qin, X., +, TCAD Aug. 2009 1224-1236*

An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J., +, TCAD April 2009 568-581*

Delay circuits

Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*

Timing-Aware Multiple-Delay-Fault Diagnosis. *Mehta, V. J., +, TCAD Feb. 2009 245-258*

Delays

Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S., +, TCAD Oct. 2009 1481-1492*

Design for manufacture

A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y., +, TCAD Feb. 2009 193-206*

From a Federated to an Integrated Automotive Architecture. *Obermaisser, R., +, TCAD July 2009 956-965*

Design for testability

High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability. *Wang, S.-J., +, TCAD Oct. 2009 1583-1596*

Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA). *Park, S.-B., +, TCAD Oct. 2009 1545-1558*

Threshold Testing: Improving Yield for Nanoscale VLSI. *Jiang, Z., +, TCAD Dec. 2009 1883-1895*

Differential algebraic equations

Algorithms for Automatic Model Topology Formulation. *Feng, Y., +, TCAD April 2009 502-515*

Differential amplifiers
Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18-μm BiCMOS Technology. *Dai, H., +, TCAD June 2009 826-836*
Differential equations
A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations. *Gad, E., +, TCAD Sept. 2009 1359-1372*
Digital circuits
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*
Digital integrated circuits
Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. *Ko, H. F., +, TCAD Feb. 2009 285-297*
Fast and Accurate Statistical Criticality Computation Under Process Variations. *Mogal, H. D., +, TCAD March 2009 350-363*
Digital signal processing
High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier. *Chen, J., +, TCAD Dec. 2009 1844-1856*
Digital storage
Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. *Cho, D., +, TCAD April 2009 554-567*
Distribution networks
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*
Locality-Driven Parallel Power Grid Optimization. *Zeng, Z., +, TCAD Aug. 2009 1190-1200*
Drops
A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips. *Yuh, P.-H., +, TCAD Sept. 2009 1295-1306*
Dynamic programming
Gate Sizing for Cell-Library-Based Designs. *Hu, S., +, TCAD June 2009 818-825*
Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips. *Amelifard, B., +, TCAD June 2009 888-900*
Voltage-Island Partitioning and Floorplanning Under Timing Constraints. *Lee, W.-P., +, TCAD May 2009 690-702*

E

Eigenvalues and eigenfunctions
Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits. *Brambilla, A., +, TCAD March 2009 447-451*
Elasticity
Elastic Circuits. *Carmona, J., +, TCAD Oct. 2009 1437-1455*
Electric impedance
Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate. *Srivastava, N., +, TCAD July 2009 1047-1060*
Electrical faults
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J., +, TCAD April 2009 568-581*
ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S., +, TCAD Sept. 2009 1401-1413*
Electrical resistivity
Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions. *Han, K. J., +, TCAD June 2009 846-859*
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S., +, TCAD June 2009 837-845*
Electromagnetic field theory
Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings. *Chen, Q., +, TCAD Nov. 2009 1654-1665*
Electromagnetic induction
Inductance Extraction for Interconnects in the Presence of Nonlinear Magnetic Materials. *Yi, Y., +, TCAD July 2009 1106-1110*
Electronic design automation
An Outlook on Design Technologies for Future Integrated Systems. *De Micheli, G., +, TCAD June 2009 777-790*
Analog Layout Generator for CMOS Circuits. *Yilmaz, E., +, TCAD Jan. 2009 32-45*
Electronic engineering computing
A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations. *Gad, E., +, TCAD Sept. 2009 1359-1372*
Optimization of Data-Flow Computations Using Canonical TED Representation. *Ciesielski, M., +, TCAD Sept. 2009 1321-1333*
Electronics industry
Electronic System-Level Synthesis Methodologies. *Gerstlauer, A., +, TCAD Oct. 2009 1517-1530*
Electrostatics
Incremental Large-Scale Electrostatic Analysis. *Ye, Z., +, TCAD Nov. 2009 1641-1653*
Elemental semiconductors
A Statistical Diagnosis Approach for Analyzing Design–Silicon Timing Mismatch. *Callegari, N., +, TCAD Nov. 2009 1728-1741*
Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. *Ko, H. F., +, TCAD Feb. 2009 285-297*
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*
Real-Time Lossless Compression for Silicon Debug. *Daoud, E. A., +, TCAD Sept. 2009 1387-1400*
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J., +, TCAD Jan. 2009 46-59*
Embedded systems
A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression. *Qin, X., +, TCAD Aug. 2009 1224-1236*
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A., +, TCAD July 2009 937-940*
Custom Floating-Point Unit Generation for Embedded Systems. *Chong, Y. J., +, TCAD May 2009 638-650*
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems. *Wilhelm, R., +, TCAD July 2009 966-978*
Using Data Compression for Increasing Memory System Utilization. *Ozturk, O., +, TCAD June 2009 901-914*
Encoding
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J., +, TCAD April 2009 568-581*
Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques. *Grosse, D., +, TCAD May 2009 703-715*
Equivalent circuits
Algorithms for Automatic Model Topology Formulation. *Feng, Y., +, TCAD April 2009 502-515*
Error analysis
Signature-Based SER Analysis and Design of Logic Circuits. *Krishnaswamy, S., +, TCAD Jan. 2009 74-86*
Error correction codes
A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes. *Chouhan, S., +, TCAD July 2009 1017-1024*
Error statistics
Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging. *Jiang, T.-Y., +, TCAD Feb. 2009 272-284*
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E., +, TCAD July 2009 993-1005*
Exponential distribution
Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits. *Brambilla, A., +, TCAD March 2009 447-451*

F

Failure analysis
ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S., +, TCAD Sept. 2009 1401-1413*
Fast Fourier transforms
A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits. *Dong, W., +, TCAD April 2009 490-501*
Fault diagnosis
ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S., +, TCAD Sept. 2009 1401-1413*
Double–Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits. *Pomeranz, I., +, TCAD March 2009 426-432*

Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects. *Tzeng, C.-W., +, TCAD May 2009 764-769*
Timing-Aware Multiple-Delay-Fault Diagnosis. *Mehta, V. J., +, TCAD Feb. 2009 245-258*

Fault location
Process Variation-Aware Test for Resistive Bridges. *Ingelsson, U., +, TCAD Aug. 2009 1269-1274*

Fault simulation
Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets. *Pomeranz, I., +, TCAD Sept. 2009 1424-1428*
Testing Resistive Opens and Bridging Faults Through Pulse Propagation. *Favalli, M., +, TCAD June 2009 915-925*

Fault tolerance
Signature-Based SER Analysis and Design of Logic Circuits. *Krishnaswamy, S., +, TCAD Jan. 2009 74-86*

Feedback
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*

Field effect transistors
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*

Field programmable gate arrays
Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework. *Liu, Q., +, TCAD March 2009 305-315*
Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate. *Hu, Y., +, TCAD April 2009 591-595*
Efficient Additive Statistical Leakage Estimation. *Cheng, L., +, TCAD Nov. 2009 1777-1781*
Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs. *Banerjee, P., +, TCAD May 2009 651-661*
Improving Simulated Annealing-Based FPGA Placement With Directed Moves. *Vorwerk, K., +, TCAD Feb. 2009 179-192*
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. *Cordone, R., +, TCAD May 2009 662-675*
Synthesis and Optimization of Pipelined Packet Processors. *Soviani, C., +, TCAD Feb. 2009 231-244*

Filler metals
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y., +, TCAD Feb. 2009 193-206*

Filtering theory
Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering. *Banerjee, N., +, TCAD Aug. 2009 1127-1137*
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y., +, TCAD Sept. 2009 1334-1347*

Finite element analysis
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S., +, TCAD June 2009 837-845*
Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems. *Chen, D., +, TCAD Aug. 2009 1138-1149*

FIR filters
Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters. *Choi, J. H., +, TCAD Jan. 2009 87-97*

Flip-chip devices
An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs. *Fang, J.-W., +, TCAD Jan. 2009 98-110*

Flip-flops
Dependent-Latch Identification in Reachable State Space. *Lin, C.-H., +, TCAD Aug. 2009 1113-1126*
Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications. *Meher, P. K., +, TCAD April 2009 469-477*
Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture. *Xiang, D., +, TCAD July 2009 1101-1105*
Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint. *Wang, S.-J., +, TCAD May 2009 716-727*
Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y., +, TCAD March 2009 327-339*

Floating point arithmetic
Custom Floating-Point Unit Generation for Embedded Systems. *Chong, Y. J., +, TCAD May 2009 638-650*

Formal verification
Dependent-Latch Identification in Reachable State Space. *Lin, C.-H., +, TCAD Aug. 2009 1113-1126*
Inferno: Streamlining Verification With Inferred Semantics. *DeOrio, A., +, TCAD May 2009 728-741*
Strengthening Model Checking Techniques With Inductive Invariants. *Cabodi, G., +, TCAD Jan. 2009 154-158*

Frequency-domain analysis
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*

G

Gaussian processes
Adjustment-Based Modeling for Timing Analysis Under Variability. *Xie, L., +, TCAD July 2009 1085-1095*

Genetic algorithms
Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y., +, TCAD March 2009 327-339*

Geometric programming
Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework. *Liu, Q., +, TCAD March 2009 305-315*
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty. *Xu, Y., +, TCAD May 2009 623-637*

Graph theory
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. *Cordone, R., +, TCAD May 2009 662-675*

Green's function methods
Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate. *Srivastava, N., +, TCAD July 2009 1047-1060*

H

Hardware description languages
Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging. *Jiang, T.-Y., +, TCAD Feb. 2009 272-284*

Hardware-software codesign
Electronic System-Level Synthesis Methodologies. *Gerstlauer, A., +, TCAD Oct. 2009 1517-1530*

Harmonic analysis
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V., +, TCAD April 2009 516-527*

Heuristic programming
An Optimal Solution for the Heterogeneous Multiprocessor Single-Level Voltage-Setup Problem. *Chu, E. T.-H., +, TCAD Nov. 2009 1705-1718*

High level synthesis
Frequent-Pattern-Guided Multilevel Decomposition of Behavioral Specifications. *Molina, M. C., +, TCAD Jan. 2009 60-73*
High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier. *Chen, J., +, TCAD Dec. 2009 1844-1856*
Minimum-Period Register Binding. *Huang, S.-H., +, TCAD Aug. 2009 1265-1269*
Power Optimization With Power Islands Synthesis. *Dal, D., +, TCAD July 2009 1025-1037*

I

Image color analysis
Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering. *Banerjee, N., +, TCAD Aug. 2009 1127-1137*

Industrial property
HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection. *Chakraborty, R. S., +, TCAD Oct. 2009 1493-1502*
Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip. *Li, C.-H., +, TCAD Feb. 2009 165-178*

Injection locked oscillators
Evaluating Pulling Effects in Oscillators Due to Small-Signal Injection. *Maffezzoni, P., +, TCAD Jan. 2009 22-31*
Input-output programs
Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip. *Li, C.-H., +, TCAD Feb. 2009 165-178*
Instruction sets
Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions. *Zuluaga, M., +, TCAD Dec. 2009 1788-1801*
Integer programming
An Improved Soft-Error Rate Measurement Technique. *Sanyal, A., +, TCAD April 2009 596-600*
An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs. *Fang, J.-W., +, TCAD Jan. 2009 98-110*
Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate. *Hu, Y., +, TCAD April 2009 591-595*
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. *Cordone, R., +, TCAD May 2009 662-675*
Topology Synthesis of Cascaded Crossbar Switches. *Jun, M., +, TCAD June 2009 926-930*
Integral equations
Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions. *Han, K. J., +, TCAD June 2009 846-859*
Integrated circuit bonding
Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions. *Han, K. J., +, TCAD June 2009 846-859*
Integrated circuit design
A Framework for Scalable Postsilicon Statistical Delay Prediction Under Process Variations. *Liu, Q., +, TCAD Aug. 2009 1201-1212*
A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies. *Mukhopadhyay, S., +, TCAD July 2009 1038-1046*
A Novel Table-Based Approach for Design of FinFET Circuits. *Thakker, R. A., +, TCAD July 2009 1061-1070*
Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging. *Jiang, T.-Y., +, TCAD Feb. 2009 272-284*
An Outlook on Design Technologies for Future Integrated Systems. *De Micheli, G., +, TCAD June 2009 777-790*
Archer: A History-Based Global Routing Algorithm. *Ozdal, M. M., +, TCAD April 2009 528-540*
Automated Design Debugging With Abstraction and Refinement. *Safarpour, S., +, TCAD Oct. 2009 1597-1608*
Elastic Circuits. *Carmona, J., +, TCAD Oct. 2009 1437-1455*
Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs. *Banerjee, P., +, TCAD May 2009 651-661*
Gate Sizing for Cell-Library-Based Designs. *Hu, S., +, TCAD June 2009 818-825*
Incremental Large-Scale Electrostatic Analysis. *Ye, Z., +, TCAD Nov. 2009 1641-1653*
Low-Power Scan Operation in Test Compression Environment. *Czysz, D., +, TCAD Nov. 2009 1742-1755*
Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits. *Hassan, Z., +, TCAD June 2009 860-873*
Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips. *Amelifard, B., +, TCAD June 2009 888-900*
Optimal Test Margin Computation for At-Speed Structural Test. *Xiong, J., +, TCAD Sept. 2009 1414-1423*
Performance and Thermal-Aware Steiner Routing for 3-D Stacked ICs. *Pathak, M., +, TCAD Sept. 2009 1373-1386*
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty. *Xu, Y., +, TCAD May 2009 623-637*
Spare Cells With Constant Insertion for Engineering Change. *Kuo, Y.-M., +, TCAD March 2009 456-460*
Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design. *Singhee, A., +, TCAD Aug. 2009 1176-1189*
System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm. *Chiou, L.-Y., +, TCAD Aug. 2009 1213-1223*
Topology Synthesis of Cascaded Crossbar Switches. *Jun, M., +, TCAD June 2009 926-930*
Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints. *Weerasekera, R., +, TCAD Aug. 2009 1237-1250*
Integrated circuit interconnections
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y., +, TCAD Feb. 2009 193-206*
Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate. *Srivastava, N., +, TCAD July 2009 1047-1060*
Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S., +, TCAD Oct. 2009 1481-1492*
Incremental Large-Scale Electrostatic Analysis. *Ye, Z., +, TCAD Nov. 2009 1641-1653*
Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions. *Han, K. J., +, TCAD June 2009 846-859*
Inductance Extraction for Interconnects in the Presence of Nonlinear Magnetic Materials. *Yi, Y., +, TCAD July 2009 1106-1110*
Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths. *Amelifard, B., +, TCAD April 2009 478-489*
Process Variation-Aware Test for Resistive Bridges. *Ingelsson, U., +, TCAD Aug. 2009 1269-1274*
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S., +, TCAD June 2009 837-845*
Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings. *Chen, Q., +, TCAD Nov. 2009 1654-1665*
Testing Resistive Opens and Bridging Faults Through Pulse Propagation. *Favalli, M., +, TCAD June 2009 915-925*
Integrated circuit layout
Analog Layout Generator for CMOS Circuits. *Yilmaz, E., +, TCAD Jan. 2009 32-45*
Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design. *Sengupta, D., +, TCAD March 2009 316-326*
Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs. *Banerjee, P., +, TCAD May 2009 651-661*
High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation. *Kim, M.-J., +, TCAD Aug. 2009 1274-1278*
Integrated circuit metallization
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S., +, TCAD June 2009 837-845*
Testing Resistive Opens and Bridging Faults Through Pulse Propagation. *Favalli, M., +, TCAD June 2009 915-925*
Integrated circuit modeling
A Novel Table-Based Approach for Design of FinFET Circuits. *Thakker, R. A., +, TCAD July 2009 1061-1070*
Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432]. *Stevanovic, I., +, TCAD Dec. 2009 1896*
Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits. *Ozdal, M. M., +, TCAD March 2009 340-349*
Efficient Additive Statistical Leakage Estimation. *Cheng, L., +, TCAD Nov. 2009 1777-1781*
Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy. *McConaghy, T., +, TCAD Nov. 2009 1627-1640*
Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems. *Chen, D., +, TCAD Aug. 2009 1138-1149*
Integrated circuit noise
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E., +, TCAD July 2009 993-1005*
Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment. *Wu, M.-F., +, TCAD Nov. 2009 1767-1776*
Integrated circuit packaging
Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings. *Chen, Q., +, TCAD Nov. 2009 1654-1665*
Substrate Topological Routing for High-Density Packages. *Liu, S., +, TCAD Feb. 2009 207-216*
Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems. *Chen, D., +, TCAD Aug. 2009 1138-1149*

Integrated circuit reliability
Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy. *McConaghy, T., +, TCAD Nov. 2009 1627-1640*
Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits. *Hassan, Z., +, TCAD June 2009 860-873*
Reliability Analysis of Logic Circuits. *Choudhury, M. R., +, TCAD March 2009 392-405*
Integrated circuit technology
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A., +, TCAD July 2009 937-940*
Integrated circuit testing
A Novel Faster-Than-at-Speed Transition-Delay Test Method Considering IR-Drop Effects. *Ahmed, N., +, TCAD Oct. 2009 1573-1582*
An Improved Soft-Error Rate Measurement Technique. *Sanyal, A., +, TCAD April 2009 596-600*
Diagnosis of Multiple-Voltage Design With Bridge Defect. *Khursheed, S., +, TCAD March 2009 406-416*
Dynamic Scan Chain Partitioning for Reducing Peak Shift Power During Test. *Almukhaizim, S., +, TCAD Feb. 2009 298-302*
Evaluation of Analog/RF Test Measurements at the Design Stage. *Stratigopoulos, H.-G., +, TCAD April 2009 582-590*
High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation. *Kim, M.-J., +, TCAD Aug. 2009 1274-1278*
Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip. *Wang, Z., +, TCAD Aug. 2009 1251-1264*
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E., +, TCAD July 2009 993-1005*
Optimal Test Margin Computation for At-Speed Structural Test. *Xiong, J., +, TCAD Sept. 2009 1414-1423*
Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA). *Park, S.-B., +, TCAD Oct. 2009 1545-1558*
Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment. *Wu, M.-F., +, TCAD Nov. 2009 1767-1776*
Process Variation-Aware Test for Resistive Bridges. *Ingelsson, U., +, TCAD Aug. 2009 1269-1274*
QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test. *Tzeng, C.-W., +, TCAD Nov. 2009 1756-1766*
Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint. *Wang, S.-J., +, TCAD May 2009 716-727*
Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs. *Bahukudumbi, S., +, TCAD Jan. 2009 111-120*
Testing Resistive Opens and Bridging Faults Through Pulse Propagation. *Favalli, M., +, TCAD June 2009 915-925*
Integrated circuit yield
Evaluation of Analog/RF Test Measurements at the Design Stage. *Stratigopoulos, H.-G., +, TCAD April 2009 582-590*
Integrated circuits
Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432]. *Stevanovic, I., +, TCAD Dec. 2009 1896*
Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling. *Stevanovic, I., +, TCAD Sept. 2009 1428-1432*
Integrated logic circuits
Reliability Analysis of Logic Circuits. *Choudhury, M. R., +, TCAD March 2009 392-405*
Integration
A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations. *Gad, E., +, TCAD Sept. 2009 1359-1372*
Intelligent sensors
The Tire as an Intelligent Sensor. *Ergen, S. C., +, TCAD July 2009 941-955*
Interference (signal)
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V., +, TCAD April 2009 516-527*
Interpolation
Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering. *Banerjee, N., +, TCAD Aug. 2009 1127-1137*
Isolation technology
Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18-μm BiCMOS Technology. *Dai, H., +, TCAD June 2009 826-836*
Iterative methods
Archer: A History-Based Global Routing Algorithm. *Ozdal, M. M., +, TCAD April 2009 528-540*
Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses. *Elfadel, I. M., +, TCAD Aug. 2009 1150-1161*
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*
Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques. *Grosse, D., +, TCAD May 2009 703-715*
Incremental Large-Scale Electrostatic Analysis. *Ye, Z., +, TCAD Nov. 2009 1641-1653*
Spare Cells With Constant Insertion for Engineering Change. *Kuo, Y.-M., +, TCAD March 2009 456-460*

L

Large scale integration
Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems. *Chen, D., +, TCAD Aug. 2009 1138-1149*
Leakage currents
HLS-pg: High-Level Synthesis of Power-Gated Circuits. *Choi, E., +, TCAD March 2009 451-456*
Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation. *Heloue, K. R., +, TCAD June 2009 874-887*
Life testing
An Improved Soft-Error Rate Measurement Technique. *Sanyal, A., +, TCAD April 2009 596-600*
Linear programming
An Improved Soft-Error Rate Measurement Technique. *Sanyal, A., +, TCAD April 2009 596-600*
An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs. *Fang, J.-W., +, TCAD Jan. 2009 98-110*
Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate. *Hu, Y., +, TCAD April 2009 591-595*
Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise. *Sinha, D., +, TCAD July 2009 1096-1100*
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. *Cordone, R., +, TCAD May 2009 662-675*
Topology Synthesis of Cascaded Crossbar Switches. *Jun, M., +, TCAD June 2009 926-930*
Log normal distribution
Efficient Additive Statistical Leakage Estimation. *Cheng, L., +, TCAD Nov. 2009 1777-1781*
Logic analyzers
Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. *Ko, H. F., +, TCAD Feb. 2009 285-297*
Logic circuits
A Transform-Parametric Approach to Boolean Matching. *Agosta, G., +, TCAD June 2009 805-817*
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*
Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip. *Li, C.-H., +, TCAD Feb. 2009 165-178*
Power Optimization With Power Islands Synthesis. *Dal, D., +, TCAD July 2009 1025-1037*
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*
Real-Time Lossless Compression for Silicon Debug. *Daoud, E. A., +, TCAD Sept. 2009 1387-1400*
Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y., +, TCAD March 2009 327-339*
Signature-Based SER Analysis and Design of Logic Circuits. *Krishnaswamy, S., +, TCAD Jan. 2009 74-86*
Logic design
Dependent-Latch Identification in Reachable State Space. *Lin, C.-H., +, TCAD Aug. 2009 1113-1126*
Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation. *Heloue, K. R., +, TCAD June 2009 874-887*
High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation. *Kim, M.-J., +, TCAD Aug. 2009 1274-1278*

Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths. *Amelifard, B.,* +, *TCAD April 2009 478-489*
Minimum-Period Register Binding. *Huang, S.-H.,* +, *TCAD Aug. 2009 1265-1269*
Signature-Based SER Analysis and Design of Logic Circuits. *Krishnaswamy, S.,* +, *TCAD Jan. 2009 74-86*

Logic gates
Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate. *Hu, Y.,* +, *TCAD April 2009 591-595*
Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques. *Grosse, D.,* +, *TCAD May 2009 703-715*
Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise. *Sinha, D.,* +, *TCAD July 2009 1096-1100*
Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects. *Tzeng, C.-W.,* +, *TCAD May 2009 764-769*

Logic simulation
High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation. *Kim, M.-J.,* +, *TCAD Aug. 2009 1274-1278*

Logic testing
ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults. *Chun, S.,* +, *TCAD Sept. 2009 1401-1413*
Efficient Boolean Characteristic Function for Timed Automatic Test Pattern Generation. *Kuo, Y.-M.,* +, *TCAD March 2009 417-425*
Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects. *Tzeng, C.-W.,* +, *TCAD May 2009 764-769*
Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture. *Xiang, D.,* +, *TCAD July 2009 1101-1105*

Low noise amplifiers
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty. *Xu, Y.,* +, *TCAD May 2009 623-637*

Low-power electronics
Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design. *Sengupta, D.,* +, *TCAD March 2009 316-326*
Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths. *Amelifard, B.,* +, *TCAD April 2009 478-489*
Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture. *Xiang, D.,* +, *TCAD July 2009 1101-1105*
Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips. *Amelifard, B.,* +, *TCAD June 2009 888-900*
QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test. *Tzeng, C.-W.,* +, *TCAD Nov. 2009 1756-1766*
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J.,* +, *TCAD Jan. 2009 46-59*

M

Magnetic materials
Inductance Extraction for Interconnects in the Presence of Nonlinear Magnetic Materials. *Yi, Y.,* +, *TCAD July 2009 1106-1110*

Mathematical programming
Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs. *Bahukudumbi, S.,* +, *TCAD Jan. 2009 111-120*

Matrix algebra
Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S.,* +, *TCAD Oct. 2009 1481-1492*
Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses. *Elfadel, I. M.,* +, *TCAD Aug. 2009 1150-1161*

Matrix multiplication
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V.,* +, *TCAD April 2009 516-527*

Meetings
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A.,* +, *TCAD July 2009 937-940*
Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008. *Orailoglu, A.,* +, *TCAD Dec. 2009 1786-1787*

Memory architecture
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems. *Wilhelm, R.,* +, *TCAD July 2009 966-978*

Message passing
A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits. *Dong, W.,* +, *TCAD April 2009 490-501*

Method of moments
An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis. *Feng, Z.,* +, *TCAD Jan. 2009 141-153*

Microfluidics
A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips. *Yuh, P.-H.,* +, *TCAD Sept. 2009 1295-1306*

Microprocessor chips
Access-Pattern-Aware On-Chip Memory Allocation for SIMD Processors. *Chang, H.,* +, *TCAD Jan. 2009 158-163*
Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. *Cho, D.,* +, *TCAD April 2009 554-567*
Custom Floating-Point Unit Generation for Embedded Systems. *Chong, Y. J.,* +, *TCAD May 2009 638-650*
Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints. *Rao, R.,* +, *TCAD Oct. 2009 1559-1572*
Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions. *Han, K. J.,* +, *TCAD June 2009 846-859*
Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA). *Park, S.-B.,* +, *TCAD Oct. 2009 1545-1558*
Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms. *Ruggiero, M.,* +, *TCAD March 2009 378-391*
Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements. *Shin, Y.,* +, *TCAD March 2009 327-339*
Spare Cells With Constant Insertion for Engineering Change. *Kuo, Y.-M.,* +, *TCAD March 2009 456-460*
Using Data Compression for Increasing Memory System Utilization. *Ozturk, O.,* +, *TCAD June 2009 901-914*

Millimeter wave integrated circuits
Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate. *Srivastava, N.,* +, *TCAD July 2009 1047-1060*

Minimization
Archer: A History-Based Global Routing Algorithm. *Ozdal, M. M.,* +, *TCAD April 2009 528-540*

Mixed analog-digital integrated circuits
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E.,* +, *TCAD July 2009 993-1005*
Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18-μm BiCMOS Technology. *Dai, H.,* +, *TCAD June 2009 826-836*
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty. *Xu, Y.,* +, *TCAD May 2009 623-637*

Modulation
Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering. *Banerjee, N.,* +, *TCAD Aug. 2009 1127-1137*

Modulators
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E.,* +, *TCAD July 2009 993-1005*

Modules
Automated Interface Refinement for Compositional Verification. *Yao, H.,* +, *TCAD March 2009 433-446*

Monte Carlo methods
Evaluation of Analog/RF Test Measurements at the Design Stage. *Stratigopoulos, H.-G.,* +, *TCAD April 2009 582-590*
Fast and Accurate Statistical Criticality Computation Under Process Variations. *Mogal, H. D.,* +, *TCAD March 2009 350-363*
Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. *Cheng, L.,* +, *TCAD Jan. 2009 130-140*

Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design. *Singhee, A., +, TCAD Aug. 2009 1176-1189*

MOSFET circuits
A Novel Table-Based Approach for Design of FinFET Circuits. *Thakker, R. A., +, TCAD July 2009 1061-1070*

Multi-threading
A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits. *Dong, W., +, TCAD April 2009 490-501*

Multiconductor transmission lines
Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses. *Elfadel, I. M., +, TCAD Aug. 2009 1150-1161*

Multicore processing
Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies. *Han, W., +, TCAD Dec. 2009 1830-1843*

Multilayers
Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate. *Srivastava, N., +, TCAD July 2009 1047-1060*

Multiplexing equipment
A Transform-Parametric Approach to Boolean Matching. *Agosta, G., +, TCAD June 2009 805-817*

Multiplying circuits
Frequent-Pattern-Guided Multilevel Decomposition of Behavioral Specifications. *Molina, M. C., +, TCAD Jan. 2009 60-73*

Multiprocessing systems
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J., +, TCAD April 2009 568-581*
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems. *Wilhelm, R., +, TCAD July 2009 966-978*

N

Nanoelectronics
A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies. *Mukhopadhyay, S., +, TCAD July 2009 1038-1046*
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y., +, TCAD Feb. 2009 193-206*

Nanotechnology
Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits. *Hassan, Z., +, TCAD June 2009 860-873*

Network analysis
A Framework for Scalable Postsilicon Statistical Delay Prediction Under Process Variations. *Liu, Q., +, TCAD Aug. 2009 1201-1212*
An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis. *Feng, Z., +, TCAD Jan. 2009 141-153*
Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. *Cheng, L., +, TCAD Jan. 2009 130-140*
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*

Network routing
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y., +, TCAD Feb. 2009 193-206*
A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips. *Yuh, P.-H., +, TCAD Sept. 2009 1295-1306*
An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs. *Fang, J.-W., +, TCAD Jan. 2009 98-110*
Archer: A History-Based Global Routing Algorithm. *Ozdal, M. M., +, TCAD April 2009 528-540*
BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology. *Yan, T., +, TCAD Nov. 2009 1679-1690*
Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits. *Ozdal, M. M., +, TCAD March 2009 340-349*
Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture. *Xiang, D., +, TCAD July 2009 1101-1105*
Performance and Thermal-Aware Steiner Routing for 3-D Stacked ICs. *Pathak, M., +, TCAD Sept. 2009 1373-1386*
Substrate Topological Routing for High-Density Packages. *Liu, S., +, TCAD Feb. 2009 207-216*

Network synthesis
Electronic System-Level Synthesis Methodologies. *Gerstlauer, A., +, TCAD Oct. 2009 1517-1530*
Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques. *Grosse, D., +, TCAD May 2009 703-715*
High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability. *Wang, S.-J., +, TCAD Oct. 2009 1583-1596*
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. *Marculescu, R., +, TCAD Jan. 2009 3-21*
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*
Real-Time Lossless Compression for Silicon Debug. *Daoud, E. A., +, TCAD Sept. 2009 1387-1400*

Network topology
Automated Design and Optimization of Low-Noise Oscillators. *Vytyaz, I., +, TCAD May 2009 609-622*
BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology. *Yan, T., +, TCAD Nov. 2009 1679-1690*
Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs. *Banerjee, P., +, TCAD May 2009 651-661*

Network-on-chip
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives. *Marculescu, R., +, TCAD Jan. 2009 3-21*

Nonlinear control systems
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*

Nonlinear network analysis
Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits. *Brambilla, A., +, TCAD March 2009 447-451*
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V., +, TCAD April 2009 516-527*
Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection. *Bond, B. N., +, TCAD Oct. 2009 1467-1480*

Nonlinear systems
Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits. *Brambilla, A., +, TCAD March 2009 447-451*

Numerical analysis
Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings. *Chen, Q., +, TCAD Nov. 2009 1654-1665*

O

Optimization
Locality-Driven Parallel Power Grid Optimization. *Zeng, Z., +, TCAD Aug. 2009 1190-1200*
Optimization of Data-Flow Computations Using Canonical TED Representation. *Ciesielski, M., +, TCAD Sept. 2009 1321-1333*
PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. *Wu, T.-H., +, TCAD Nov. 2009 1666-1678*
ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration. *Palermo, G., +, TCAD Dec. 2009 1816-1829*
Synthesis and Optimization of Pipelined Packet Processors. *Soviani, C., +, TCAD Feb. 2009 231-244*

Oscillators
Automated Design and Optimization of Low-Noise Oscillators. *Vytyaz, I., +, TCAD May 2009 609-622*

P

Parallel algorithms
A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits. *Dong, W., +, TCAD April 2009 490-501*

Parallel architectures
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*

Parallel memories
Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework. *Liu, Q.,* +, *TCAD March 2009 305-315*
Parallel processing
PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. *Wu, T.-H.,* +, *TCAD Nov. 2009 1666-1678*
Parallel programming
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J.,* +, *TCAD April 2009 568-581*
Pareto optimization
Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy. *McConaghy, T.,* +, *TCAD Sept. 2009 1281-1294*
Partitioning algorithms
PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. *Wu, T.-H.,* +, *TCAD Nov. 2009 1666-1678*
Performance analysis
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A.,* +, *TCAD July 2009 937-940*
Perturbation techniques
Incremental Large-Scale Electrostatic Analysis. *Ye, Z.,* +, *TCAD Nov. 2009 1641-1653*
Perturbation theory
Evaluating Pulling Effects in Oscillators Due to Small-Signal Injection. *Maffezzoni, P.,* +, *TCAD Jan. 2009 22-31*
Improving Simulated Annealing-Based FPGA Placement With Directed Moves. *Vorwerk, K.,* +, *TCAD Feb. 2009 179-192*
Photolithography
ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction. *Cho, M.,* +, *TCAD July 2009 1006-1016*
Piecewise linear techniques
Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection. *Bond, B. N.,* +, *TCAD Oct. 2009 1467-1480*
Pipeline processing
Synthesis and Optimization of Pipelined Packet Processors. *Soviani, C.,* +, *TCAD Feb. 2009 231-244*
Planarization
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. *Chen, H.-Y.,* +, *TCAD Feb. 2009 193-206*
Polynomial approximation
Efficient Additive Statistical Leakage Estimation. *Cheng, L.,* +, *TCAD Nov. 2009 1777-1781*
Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. *Cheng, L.,* +, *TCAD Jan. 2009 130-140*
Power amplifiers
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E.,* +, *TCAD July 2009 993-1005*
Power aware computing
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A.,* +, *TCAD Nov. 2009 1691-1704*
Maximum-Utility Scheduling of Operation Modes With Probabilistic Task Execution Times Under Energy Constraints. *Lee, W. Y.,* +, *TCAD Oct. 2009 1531-1544*
System-Level Power Management Using Online Learning. *Dhiman, G.,* +, *TCAD May 2009 676-689*
Power consumption
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J.,* +, *TCAD April 2009 568-581*
Dynamic Scan Chain Partitioning for Reducing Peak Shift Power During Test. *Almukhaizim, S.,* +, *TCAD Feb. 2009 298-302*
Power dissipation
Thermal Balancing Policy for Multiprocessor Stream Computing Platforms. *Mulas, F.,* +, *TCAD Dec. 2009 1870-1882*
Power grids
Locality-Driven Parallel Power Grid Optimization. *Zeng, Z.,* +, *TCAD Aug. 2009 1190-1200*
Power MOSFET
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S.,* +, *TCAD June 2009 837-845*
Power semiconductor devices
HLS-pg: High-Level Synthesis of Power-Gated Circuits. *Choi, E.,* +, *TCAD March 2009 451-456*
Power supplies to apparatus
Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise. *Enami, T.,* +, *TCAD April 2009 541-553*
Power supply circuits
Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips. *Amelifard, B.,* +, *TCAD June 2009 888-900*
Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment. *Wu, M.-F.,* +, *TCAD Nov. 2009 1767-1776*
Principal component analysis
Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise. *Enami, T.,* +, *TCAD April 2009 541-553*
Printed circuits
BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology. *Yan, T.,* +, *TCAD Nov. 2009 1679-1690*
Probability
A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies. *Mukhopadhyay, S.,* +, *TCAD July 2009 1038-1046*
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J.,* +, *TCAD Sept. 2009 1307-1320*
Processor scheduling
Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms. *Ruggiero, M.,* +, *TCAD March 2009 378-391*
Program compilers
Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. *Cho, D.,* +, *TCAD April 2009 554-567*
Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures. *Shrivastava, A.,* +, *TCAD March 2009 461-465*
Program debugging
Inferno: Streamlining Verification With Inferred Semantics. *DeOrio, A.,* +, *TCAD May 2009 728-741*
Program diagnostics
A Software-Only Solution to Use Scratch Pads for Stack Data. *Shrivastava, A.,* +, *TCAD Nov. 2009 1719-1727*
Program processors
An Optimal Solution for the Heterogeneous Multiprocessor Single-Level Voltage-Setup Problem. *Chu, E. T.-H.,* +, *TCAD Nov. 2009 1705-1718*
Program verification
Automated Interface Refinement for Compositional Verification. *Yao, H.,* +, *TCAD March 2009 433-446*
Protocols
Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip. *Li, C.-H.,* +, *TCAD Feb. 2009 165-178*
Proximity effect (lithography)
ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction. *Cho, M.,* +, *TCAD July 2009 1006-1016*

Q

Quality control
Optimal Test Margin Computation for At-Speed Structural Test. *Xiong, J.,* +, *TCAD Sept. 2009 1414-1423*
Quality of service
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y.,* +, *TCAD Sept. 2009 1334-1347*
Quantum computing
Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques. *Grosse, D.,* +, *TCAD May 2009 703-715*

R

Radio receivers
A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems. *Bronckers, S.,* +, *TCAD Nov. 2009 1613-1626*

Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V.,* +, *TCAD April 2009 516-527*

Radio transmitters
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E.,* +, *TCAD July 2009 993-1005*

Radiofrequency amplifiers
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E.,* +, *TCAD July 2009 993-1005*

Radiofrequency integrated circuits
Evaluation of Analog/RF Test Measurements at the Design Stage. *Stratigopoulos, H.-G.,* +, *TCAD April 2009 582-590*
Low-Cost Characterization and Calibration of RF Integrated Circuits through I–Q Data Analysis. *Acar, E.,* +, *TCAD July 2009 993-1005*
Simulation of Mutually Coupled Oscillators Using Nonlinear Phase Macromodels. *Harutyunyan, D.,* +, *TCAD Oct. 2009 1456-1466*

Radiofrequency oscillators
Evaluating Pulling Effects in Oscillators Due to Small-Signal Injection. *Maffezzoni, P.,* +, *TCAD Jan. 2009 22-31*

Random-access storage
Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework. *Liu, Q.,* +, *TCAD March 2009 305-315*

Ray tracing
TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing. *Spjut, J.,* +, *TCAD Dec. 2009 1802-1815*

Reconfigurable architectures
Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies. *Han, W.,* +, *TCAD Dec. 2009 1830-1843*
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. *Cordone, R.,* +, *TCAD May 2009 662-675*

Reduced order systems
Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection. *Bond, B. N.,* +, *TCAD Oct. 2009 1467-1480*

Registers
Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies. *Han, W.,* +, *TCAD Dec. 2009 1830-1843*

Regression analysis
An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis. *Feng, Z.,* +, *TCAD Jan. 2009 141-153*

Relaxation
Gate Sizing by Lagrangian Relaxation Revisited. *Wang, J.,* +, *TCAD July 2009 1071-1084*

Reliability
Low-Power Scan Operation in Test Compression Environment. *Czysz, D.,* +, *TCAD Nov. 2009 1742-1755*

Resource management
Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions. *Zuluaga, M.,* +, *TCAD Dec. 2009 1788-1801*

Response surface methodology
Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy. *McConaghy, T.,* +, *TCAD Nov. 2009 1627-1640*

RLC circuits
Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation. *Roy, S.,* +, *TCAD Oct. 2009 1481-1492*

Road safety
The Tire as an Intelligent Sensor. *Ergen, S. C.,* +, *TCAD July 2009 941-955*

S

Safety systems
The Tire as an Intelligent Sensor. *Ergen, S. C.,* +, *TCAD July 2009 941-955*

Scheduling
Maximum-Utility Scheduling of Operation Modes With Probabilistic Task Execution Times Under Energy Constraints. *Lee, W. Y.,* +, *TCAD Oct. 2009 1531-1544*
Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs. *Cordone, R.,* +, *TCAD May 2009 662-675*

Semiconductor device models
Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation. *Das, S.,* +, *TCAD June 2009 837-845*

Semiconductor devices
Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling. *Stevanovic, I.,* +, *TCAD Sept. 2009 1428-1432*

Semiconductor process modelling
Fast and Accurate Statistical Criticality Computation Under Process Variations. *Mogal, H. D.,* +, *TCAD March 2009 350-363*

Semiconductor technology
A Statistical Diagnosis Approach for Analyzing Design–Silicon Timing Mismatch. *Callegari, N.,* +, *TCAD Nov. 2009 1728-1741*

Sensitivity analysis
Automated Design and Optimization of Low-Noise Oscillators. *Vytyaz, I.,* +, *TCAD May 2009 609-622*

Sequential circuits
Dependent-Latch Identification in Reachable State Space. *Lin, C.-H.,* +, *TCAD Aug. 2009 1113-1126*
Double–Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits. *Pomeranz, I.,* +, *TCAD March 2009 426-432*
Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications. *Meher, P. K.,* +, *TCAD April 2009 469-477*
Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions. *Pomeranz, I.,* +, *TCAD Jan. 2009 121-129*
Gate Sizing by Lagrangian Relaxation Revisited. *Wang, J.,* +, *TCAD July 2009 1071-1084*

Set theory
Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise. *Sinha, D.,* +, *TCAD July 2009 1096-1100*

Shared memory systems
A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits. *Dong, W.,* +, *TCAD April 2009 490-501*

Shift registers
Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST. *Abu-Issa, A. S.,* +, *TCAD May 2009 755-759*
Deviation-Based LFSR Reseeding for Test-Data Compression. *Wang, Z.,* +, *TCAD Feb. 2009 259-271*
Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip. *Wang, Z.,* +, *TCAD Aug. 2009 1251-1264*
Minimum-Period Register Binding. *Huang, S.-H.,* +, *TCAD Aug. 2009 1265-1269*

Signal restoration
Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. *Ko, H. F.,* +, *TCAD Feb. 2009 285-297*

Silicon
A Statistical Diagnosis Approach for Analyzing Design–Silicon Timing Mismatch. *Callegari, N.,* +, *TCAD Nov. 2009 1728-1741*
Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug. *Ko, H. F.,* +, *TCAD Feb. 2009 285-297*
Real-Time Lossless Compression for Silicon Debug. *Daoud, E. A.,* +, *TCAD Sept. 2009 1387-1400*
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J.,* +, *TCAD Jan. 2009 46-59*

Simulated annealing
Improving Simulated Annealing-Based FPGA Placement With Directed Moves. *Vorwerk, K.,* +, *TCAD Feb. 2009 179-192*

Software architecture
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A.,* +, *TCAD July 2009 937-940*
System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures. *Schliecker, S.,* +, *TCAD July 2009 979-992*

Software process improvement
A Software-Only Solution to Use Scratch Pads for Stack Data. *Shrivastava, A.,* +, *TCAD Nov. 2009 1719-1727*

Special issues and sections
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A.,* +, *TCAD July 2009 937-940*
Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008. *Orailoglu, A.,* +, *TCAD Dec. 2009 1786-1787*

SPICE
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*
Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy. *McConaghy, T., +, TCAD Nov. 2009 1627-1640*
Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming. *McConaghy, T., +, TCAD Aug. 2009 1162-1175*
SRAM chips
Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design. *Singhee, A., +, TCAD Aug. 2009 1176-1189*
Statistical analysis
A Framework for Scalable Postsilicon Statistical Delay Prediction Under Process Variations. *Liu, Q., +, TCAD Aug. 2009 1201-1212*
A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies. *Mukhopadhyay, S., +, TCAD July 2009 1038-1046*
A Statistical Diagnosis Approach for Analyzing Design–Silicon Timing Mismatch. *Callegari, N., +, TCAD Nov. 2009 1728-1741*
Adjustment-Based Modeling for Timing Analysis Under Variability. *Xie, L., +, TCAD July 2009 1085-1095*
Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation. *Heloue, K. R., +, TCAD June 2009 874-887*
Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. *Cheng, L., +, TCAD Jan. 2009 130-140*
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty. *Xu, Y., +, TCAD May 2009 623-637*
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y., +, TCAD Sept. 2009 1334-1347*
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J., +, TCAD Jan. 2009 46-59*
Statistics
Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432]. *Stevanovic, I., +, TCAD Dec. 2009 1896*
Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling. *Stevanovic, I., +, TCAD Sept. 2009 1428-1432*
Stochastic processes
Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings. *Chen, Q., +, TCAD Nov. 2009 1654-1665*
Storage allocation
Access-Pattern-Aware On-Chip Memory Allocation for SIMD Processors. *Chang, H., +, TCAD Jan. 2009 158-163*
Storage management
A Software-Only Solution to Use Scratch Pads for Stack Data. *Shrivastava, A., +, TCAD Nov. 2009 1719-1727*
Storage management chips
Using Data Compression for Increasing Memory System Utilization. *Ozturk, O., +, TCAD June 2009 901-914*
Support vector machines
A Statistical Diagnosis Approach for Analyzing Design–Silicon Timing Mismatch. *Callegari, N., +, TCAD Nov. 2009 1728-1741*
Surface roughness
Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings. *Chen, Q., +, TCAD Nov. 2009 1654-1665*
Switching circuits
Topology Synthesis of Cascaded Crossbar Switches. *Jun, M., +, TCAD June 2009 926-930*
System buses
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems. *Wilhelm, R., +, TCAD July 2009 966-978*
Topology Synthesis of Cascaded Crossbar Switches. *Jun, M., +, TCAD June 2009 926-930*
System-in-package
Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions. *Han, K. J., +, TCAD June 2009 846-859*
Substrate Topological Routing for High-Density Packages. *Liu, S., +, TCAD Feb. 2009 207-216*
Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints. *Weerasekera, R., +, TCAD Aug. 2009 1237-1250*
System-level design
ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration. *Beltrame, G., +, TCAD Dec. 2009 1857-1869*
System-on-chip
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*
A Methodology for Constraint-Driven Synthesis of On-Chip Communications. *Pinto, A., +, TCAD March 2009 364-377*
A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems. *Bronckers, S., +, TCAD Nov. 2009 1613-1626*
Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications. *Cho, D., +, TCAD April 2009 554-567*
An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution. *Kim, J., +, TCAD April 2009 568-581*
Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design. *Sengupta, D., +, TCAD March 2009 316-326*
HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection. *Chakraborty, R. S., +, TCAD Oct. 2009 1493-1502*
Incremental Improvement of Voltage Assignment. *Wu, H., +, TCAD Feb. 2009 217-230*
Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip. *Wang, Z., +, TCAD Aug. 2009 1251-1264*
Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip. *Li, C.-H., +, TCAD Feb. 2009 165-178*
Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements. *Wang, Y., +, TCAD May 2009 769-773*
Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips. *Amelifard, B., +, TCAD June 2009 888-900*
Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms. *Ruggiero, M., +, TCAD March 2009 378-391*
ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration. *Beltrame, G., +, TCAD Dec. 2009 1857-1869*
ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration. *Palermo, G., +, TCAD Dec. 2009 1816-1829*
System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm. *Chiou, L.-Y., +, TCAD Aug. 2009 1213-1223*
Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs. *Bahukudumbi, S., +, TCAD Jan. 2009 111-120*
Thermal Balancing Policy for Multiprocessor Stream Computing Platforms. *Mulas, F., +, TCAD Dec. 2009 1870-1882*
Topology Synthesis of Cascaded Crossbar Switches. *Jun, M., +, TCAD June 2009 926-930*
Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints. *Weerasekera, R., +, TCAD Aug. 2009 1237-1250*
Using Data Compression for Increasing Memory System Utilization. *Ozturk, O., +, TCAD June 2009 901-914*
Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs. *Coskun, A. K., +, TCAD Oct. 2009 1503-1516*

T

Table lookup
A Novel Table-Based Approach for Design of FinFET Circuits. *Thakker, R. A., +, TCAD July 2009 1061-1070*
Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate. *Hu, Y., +, TCAD April 2009 591-595*
Temperature control
Thermal Balancing Policy for Multiprocessor Stream Computing Platforms. *Mulas, F., +, TCAD Dec. 2009 1870-1882*
Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs. *Coskun, A. K., +, TCAD Oct. 2009 1503-1516*

Thermal analysis
Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits. *Hassan, Z., +, TCAD June 2009 860-873*
Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs. *Coskun, A. K., +, TCAD Oct. 2009 1503-1516*
Thermal resistance
Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints. *Rao, R., +, TCAD Oct. 2009 1559-1572*
Thin film transistors
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications. *Li, J., +, TCAD Jan. 2009 46-59*
Time-domain analysis
A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations. *Gad, E., +, TCAD Sept. 2009 1359-1372*
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*
Time-varying filters
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y., +, TCAD Sept. 2009 1334-1347*
Time-varying systems
Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits. *Brambilla, A., +, TCAD March 2009 447-451*
Timing
Adjustment-Based Modeling for Timing Analysis Under Variability. *Xie, L., +, TCAD July 2009 1085-1095*
An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis. *Feng, Z., +, TCAD Jan. 2009 141-153*
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems. *Wilhelm, R., +, TCAD July 2009 966-978*
Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting. *Cheng, L., +, TCAD Jan. 2009 130-140*
Timing circuits
Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*
Timing-Aware Multiple-Delay-Fault Diagnosis. *Mehta, V. J., +, TCAD Feb. 2009 245-258*
Timing jitter
Analysis of Deskew Signaling Via Adaptive Timing. *Wang, S., +, TCAD April 2009 601-605*
Tires
The Tire as an Intelligent Sensor. *Ergen, S. C., +, TCAD July 2009 941-955*
Transforms
A Transform-Parametric Approach to Boolean Matching. *Agosta, G., +, TCAD June 2009 805-817*
Transient response
A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations. *Gad, E., +, TCAD Sept. 2009 1359-1372*
Transistor circuits
Testing Resistive Opens and Bridging Faults Through Pulse Propagation. *Favalli, M., +, TCAD June 2009 915-925*
Transmission networks
Efficient Power Network Analysis Considering Multidomain Clock Gating. *Zhang, W., +, TCAD Sept. 2009 1348-1358*
Transmitters
Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip. *Li, C.-H., +, TCAD Feb. 2009 165-178*
Trees (mathematics)
A Tree Based Novel Representation for 3D-Block Packing. *Fujiyoshi, K., +, TCAD May 2009 759-764*

U

Ultra wideband communication
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V., +, TCAD April 2009 516-527*

V

Vectors
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V., +, TCAD April 2009 516-527*
Vehicle dynamics
The Tire as an Intelligent Sensor. *Ergen, S. C., +, TCAD July 2009 941-955*
Vehicular and wireless technologies
Challenges and Solutions in the Development of Automotive Systems. *Sangiovanni-Vincentelli, A., +, TCAD July 2009 937-940*
Very large scale integration
Threshold Testing: Improving Yield for Nanoscale VLSI. *Jiang, Z., +, TCAD Dec. 2009 1883-1895*
Video signal processing
Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling. *Bang, S.-Y., +, TCAD Sept. 2009 1334-1347*
VLSI
Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging. *Jiang, T.-Y., +, TCAD Feb. 2009 272-284*
An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs. *Fang, J.-W., +, TCAD Jan. 2009 98-110*
Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate. *Srivastava, N., +, TCAD July 2009 1047-1060*
Automated Design Debugging With Abstraction and Refinement. *Safarpour, S., +, TCAD Oct. 2009 1597-1608*
Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits. *Zhang, J., +, TCAD Sept. 2009 1307-1320*
Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint. *Wang, S.-J., +, TCAD May 2009 716-727*
Spare Cells With Constant Insertion for Engineering Change. *Kuo, Y.-M., +, TCAD March 2009 456-460*
Voltage control
A Feedback-Based Approach to DVFS in Data-Flow Applications. *Alimonda, A., +, TCAD Nov. 2009 1691-1704*
Voltage-controlled oscillators
A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems. *Bronckers, S., +, TCAD Nov. 2009 1613-1626*
Simulation of Mutually Coupled Oscillators Using Nonlinear Phase Macromodels. *Harutyunyan, D., +, TCAD Oct. 2009 1456-1466*

W

Wafer level packaging
Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs. *Bahukudumbi, S., +, TCAD Jan. 2009 111-120*
Wafer-scale integration
Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints. *Weerasekera, R., +, TCAD Aug. 2009 1237-1250*
Waveform analysis
Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses. *Elfadel, I. M., +, TCAD Aug. 2009 1150-1161*
WiMAX
Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies. *Han, W., +, TCAD Dec. 2009 1830-1843*
Wireless channels
Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals. *Rizzoli, V., +, TCAD April 2009 516-527*
Wireless sensor networks
A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes. *Chouhan, S., +, TCAD July 2009 1017-1024*
The Tire as an Intelligent Sensor. *Ergen, S. C., +, TCAD July 2009 941-955*

+ Check author entry for coauthors