

Table of Contents

Design, Automation and Test in Europe Conference and Exhibition - DATE 2006

DATE Executive Committee	xxv
Technical Program Chairs	xxvi
DATE Sponsor Committee	xxviii
Technical Program Committee	xxix
Reviewers	xxxii
Foreword	xxxvi
Best Paper Awards	xl
Tutorials	xli

Keynote Addresses

EDA Challenges in the Converging Application World	1
<i>R. Penning de Vries</i>	
Sociology of Design and EDA	2
<i>W. C. Rhines</i>	

1A: Allocation and Scheduling for MPSoCs and NoCs

Moderators: P. Eles, Linkoping U, SE; D. Atienza, DACYA/Madrid Complutense U, ES

Communication-Aware Allocation and Scheduling Framework for Stream-Oriented Multi-Processor Systems-on-Chip	3
<i>M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano</i>	
Efficient Link Capacity and QoS Design for Network-on-Chip	9
<i>Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny</i>	
Supporting Task Migration in Multi-Processor Systems-on-Chip: A Feasibility Study	15
<i>S. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali</i>	

1B: Power Grid and Large Interconnect Network Analysis

Moderators: L. Daniel, MIT, US; L. M. Silveira, TU Lisbon and INESC, PT

Time Domain Model Order Reduction by Wavelet Collocation Method	21
<i>X. Zeng, L. Feng, Y. Su, W. Cai, D. Zhou, C. Chiang</i>	
Large Power Grid Analysis Using Domain Decomposition	27
<i>Q. Zhou, K. Sun, K. Mohanram and D. C. Sorensen</i>	
Analysis and Modeling of Power Grid Transmission Lines	33
<i>J. Balachandran, S. Brebels, G. Carchon, T. Webers, W. De Raedt, B. Nauwelaers, and E. Beyne</i>	
A Logarithmic Full-Chip Thermal Analysis Algorithm Based on Multi-Layer Green's Function	39
<i>B. Wang and P. Mazumder</i>	

Interactive Presentation

Large Scale RLC Circuit Analysis Using RLCG-MNA Formulation.....	45
<i>Y. Tanji, T. Watanabe, H. Kubota and H. Asai</i>	

1C: On-Line Testing and Fault Tolerance

Moderators: R. Galivanche, Intel Corporation, US; M. Goessel, Potsdam U, DE

Soft Delay Error Analysis in Logic Circuits	47
<i>B. Gill, C. Papachristou and F. Wolff</i>	

A Built-In Redundancy-Analysis Scheme for RAMS with 2D Redundancy Using 1D Local Bitmap.....	53
<i>T.-W. Tseng, J.-F. Li and D.-M. Chang</i>	

Analysis of the Impact of Bus Implemented EDCs on On-Chip SSN	59
<i>D. Rossi, C. Steiner and C. Metra</i>	

Optimal Periodic Testing of Intermittent Faults in Embedded Pipelined Processor Applications.....	65
<i>N. Kranitis, A. Merentitis, N. Laoutaris, G. Theodorou, A. Paschalis, , D. Gizopoulos and C. Halatsis</i>	

Interactive Presentation

Berger Code-Based Concurrent Error Detection in Asynchronous Burst-Mode Machines	71
<i>S. Almkhaizim and Y. Makris</i>	

1D: Chip Design Records

Moderators: G. De Micheli, EPFL, CH; R. Zafalon, STMicroelectronics, IT

Two-Phase Resonant Clocking for Ultra-Low-Power Hearing Aid Applications	73
<i>F. Carbognani, F. Buerger, N. Felber, H. Kaeslin and W. Fichtner</i>	

A Network-On-Chip with 3gbps/Wire Serialized On-Chip Interconnect Using Adaptive Control Schemes	79
<i>S.-J. Lee, K. Kim, H. Kim, N. Cho and H.-J. Yoo</i>	

A Single Photon Avalanche Diode Array Fabricated in Deep-Submicron CMOS Technology	81
<i>C. Niclass, M. Sergio and E. Charbon</i>	

1E: Embedded Tutorial – Model Based Design and Test

Organiser/Moderator: W. Mueller, Paderborn U, DE

MATLAB/Simulink for Automotive Systems Design	87
<i>J. Friedman</i>	

Model-Based Development of In-Vehicle Software	89
<i>M. Conrad and H. Doerr</i>	

Model-Based Testing of Automotive Electronics.....	91
<i>K. Lamberg</i>	

Designing Signal Processing Systems for FPGAs	92
<i>J. Heighon</i>	

From UML/SysML to Matlab/Simulink: Current State and Future Perspectives	93
<i>Y. Vanderperren and W. Dehaene</i>	

1F: Transaction Level Modelling Based Validation

Moderators: *F. Fummi, Verona U, IT; I. Harris, UC Irvine, US*

An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles	94
<i>E. Viaud, F. Pêcheux and A. Greiner</i>	
Exploiting TLM and Object Introspection for System-Level Simulation	100
<i>G. Beltrame, D. Sciuto, C. Silvano, D. Lyonnard and C. Pilkington</i>	
Efficient Assertion Based Verification Using TLM.....	106
<i>A. Habibi, S. Tahar, A. Samarah, D. Li and O. A. Mohamed</i>	
Constructing Portable Compiled Instruction-Set Simulators -- An ADL-Driven Approach.....	112
<i>J. D'Errico and W. Qin</i>	

2A: Application-Specific Network on Chip Design

Moderators: *M. Coppola, STMicroelectronics, FR; B. Candaele, Thales Communications, FR*

A Methodology for Mapping Multiple Use-Cases onto Networks on Chips	118
<i>S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli</i>	
Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness.....	124
<i>F. Angiolini, P. Meloni, S. Carta, L. Benini and L. Raffo</i>	
A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures	130
<i>K. Srinivasan and K. S. Chatha</i>	

Interactive Presentation

A Dynamically Reconfigurable Packet-Switched Network-on-Chip.....	136
<i>T. Pionteck, C. Albrecht and R. Koch</i>	

2B: Methods and Tools for Systematic Analogue Design

Moderators: *T. Ifstroem, Robert Bosch GmbH, DE; E. Martens, KU Leuven, BE*

Arbitrary Design of High Order Noise Transfer Function for a Novel Class of Reduced-Sample-Rate Sigma-Delta-Pipeline ADCs.....	138
<i>V. Majidzadeh and O. Shoaie</i>	
Systematic and Optimal Design of CMOS Two-Stage Opamps with Hybrid Cascode Compensation	144
<i>M. Yavari, O. Shoaie and A. Rodriguez-Vazquez</i>	
Systematic Stability-Analysis Method for Analog Circuits	150
<i>G. Vandersteen, S. Bronckers, P. Dobrovolny and Y. Rolain</i>	
ALAMO: An Improved Sigma-Space Based Methodology for Modeling Process Parameter Variations in Analog Circuits	156
<i>H. Zhang, Y. Zhao and A. Daboli</i>	

Interactive Presentation

A Synthesis Tool for Power-Efficient Base-Band Filter Design.....	162
<i>V. Giannini, P. Nuzzo, F. De Bernardinis, J. Craninckx, B. Come, S. D'Amico and A. Baschiroto</i>	

2C: Soft Error Analysis and Concurrent Testing

Moderators: S. Piestrak, Metz U, FR; D. Gizopoulos, Pireaus U, GR

An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits.....	164
<i>R. Rao, K. Chopra, D. Blaauw and D. Sylvester</i>	
Low-Cost and Highly Reliable Detector for Transient and Crosstalk Faults Affecting FPGA Interconnects	170
<i>M. Omaña, J. M. Cazeaux; D. Rossi and C. Metra</i>	
Evaluating Coverage of Error Detection Logic for Soft Errors Using Formal Methods.....	176
<i>U. Krautz, M. Pflanz, C. Jacobi, H. W. Tast, K. Weber and H. T. Vierhaus</i>	
Soft-Error Classification and Impact Analysis on Real-Time Operating Systems.....	182
<i>N. Ignat, B. Nicolescu, Y. Savaria and G. Nicolescu</i>	

2D: System Design Records

Moderators: R. Lauwereins, IMEC, BE; J. Becker, Karlsruhe U, DE

40Gbps De-Layered Silicon Protocol Engine for TCP Record	188
<i>H. Shrikumar</i>	
A Reconfigurable HW/SW Platform for Computation Intensive High-Resolution Real-Time Digital Film Applications.....	194
<i>A. do Carmo Lucas, S. Heithecker, P. Rueffer, R. Ernst, H. Rueckert, G. Wischermann, K. Gebel, R. Fach, W. Huther, S. Eichner and G. Scheller</i>	
Disclosing the LDPC Code Decoder Design Space.....	200
<i>T. Brack, F. Kienle and N. Wehn</i>	

2E: Application-Specific Architectures

Moderators: E. M. Panainte, TU Delft, NL; S. Vassiliadis, TU Delft, NL

Automating Processor Customisation: Optimised Memory Access and Resource Sharing.....	206
<i>R. Dimond, O. Mencer and W. Luk</i>	
Automatic Identification of Application-Specific Functional Units with Architecturally Visible Storage.....	212
<i>P. Biswas, N. Dutt, P. Jenne and L. Pozzi</i>	
Combining Algorithm Exploration with Instruction Set Design: A Case Study in Elliptic Curve Cryptography	218
<i>J. Groszschaedl, P. Jenne, L. Pozzi, S. Tillich and A. K. Verma</i>	
Simultaneously Improving Code Size, Performance, and Energy in Embedded Processors	224
<i>A. Zmily and C. Kozyrakis</i>	

2F: System Level Performance Analysis

Moderators: E. Villar, Cantabria U, ES; T. Schattkowsky, Paderborn U, DE

Quantitative Analysis of Transaction Level Models for the AMBA Bus	230
<i>G. Schirner and R. Doemer</i>	
Combining Simulation and Formal Methods for System-Level Performance Analysis	236
<i>S. Kuenzli, F. Poletti, L. Benini and L. Thiele</i>	
Formal Performance Analysis and Simulation of UML/SysML Models for ESL Design.....	242
<i>A. Viehl, T. Schoenwald, O. Bringmann and W. Rosenstiel</i>	

Performance Evaluation for System-on-Chip Architectures Using Trace-Based Transaction Level Simulation.....	248
<i>T. Wild, A. Herkersdorf and R. Ohlendorf</i>	

3A: HOT TOPIC – ‘Network’: the Next ‘Big Idea’ in Design? Network Paradigms in Systems, Sensors, and Silicon

Organiser: R. Rutenbar, Carnegie Mellon U, US

Moderator: J. Cohn, IBM Microelectronics, US

Is “Network” the Next “Big Idea” in Design?	254
<i>R. Marculescu, J. Rabaey and A. Sangiovanni-Vincentelli</i>	

3B: Advances in Verification and Synthesis for Analogue Design Automation

Moderators: G. Vandersteen, IMEC, BE; L. Hedrich, Frankfurt U, DE

Verifying Analog Oscillator Circuits Using Forward/Backward Abstraction Refinement.....	257
<i>G. Frehse, B. H. Krogh and R. A. Rutenbar</i>	

Efficient AC Analysis of Oscillators Using Least-Squares Methods.....	263
<i>T. Mei and J. Roychowdhury</i>	

Double-Strength CAFFEINE: Fast Template-Free Symbolic Modeling of Analog Circuits via Implicit Canonical Form Functions and Explicit Introns	269
<i>T. McConaghy and G. Gielen</i>	

Top-Down Heterogeneous Synthesis of Analog and Mixed-Signal Systems	275
<i>E. Martens and G. Gielen</i>	

Interactive Presentations

Nonlinear Model Order Reduction Using Remainder Functions	281
<i>J. A. Martinez, S. P. Levitan and D. M. Chiarulli</i>	

Efficient Temperature-Dependent Symbolic Sensitivity Analysis and Symbolic Performance Evaluation in Analog Circuit Synthesis	283
<i>H. Yang and R. Vemuri</i>	

3C: Advanced SoC Test Scheduling

Moderators: R. Dorsch, IBM Deutschland Entwicklung GmbH, DE; E. Larsson, Linkoping U, SE

Hierarchy-Aware and Area-Efficient Test Infrastructure Design for Core-Based System Chips	285
<i>A. Sehgal, S. K. Goel, E. J. Marinissen and K. Chakrabarty</i>	

Power Constrained and Defect-Probability Driven SoC Test Scheduling with Test Set Partitioning.....	291
<i>Z. He, Z. Peng and P. Eles</i>	

Power-Constrained Test Scheduling for Multi-Clock Domain SoCs.....	297
<i>T. Yoneda, K. Masuda and H. Fujiwara</i>	

Reuse-Based Test Access and Integrated Test Scheduling for Network-on-Chip.....	303
<i>C. Liu, Z. Link and D. K. Pradhan</i>	

Interactive Presentation

A Design for Failure Analysis (DFFA) Technique to Ensure Incorruptible Signatures	309
<i>S. Kundu</i>	

3D: Design Methodologies for Emerging Technologies

Moderators: G. Stromberg, Infineon Technologies, DE; C. Paulus, Siemens, DE

Test Generation for Combinational Quantum Cellular Automata (QCA) Circuits	311
<i>P. Gupta, N. K. Jha and L. Lingappan</i>	
Analysis and Synthesis of Quantum Circuits by Using Quantum Decision Diagrams	317
<i>A. Abdollahi and M. Pedram</i>	
Droplet Routing in the Synthesis of Digital Microfluidic Biochips.....	323
<i>F. Su, W. Hwang and K. Chakrabarty</i>	
Priority Scheduling in Digital Microfluidics-Based Biochips.....	329
<i>A. J. Ricketts, K. Irick, N. Vijaykrishnan and M. J. Irwin</i>	

Interactive Presentations

A Hybrid Framework for Design and Analysis of Fault-Tolerant Architectures	335
<i>D. Bhaduri, S. Shukla, D. Coker, V. Taylor, P. Graham and M. Gokhale</i>	
Optical Routing for 3D System-on-Package.....	337
<i>J. R. Minz, S. Thyagaraja and S. K. Lim</i>	

3E: Processor and Memory Design

Moderators: P. Ienne, EPFL Lausanne, CH; T. Austin, The U of Michigan, US

Distributed Loop Controller Architecture for Multi-Threading in Uni-Threaded VLIW Processors	339
<i>P. Raghavan, A. Lambrechts, M. Jayapala, F. Catthoor and D. Verkest</i>	
Compositional, Efficient Caches for a Chip Multi-Processor	345
<i>A. M. Molnos, M. J. M. Heijligers, S. D. Cotozana and J. T. J. Van Eijndhoven</i>	
Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors.....	351
<i>S. Eyerma, L. Eeckhout and K. De Bosschere</i>	
Application-Specific Reconfigurable XOR-Indexing to Eliminate Cache Conflict Misses.....	357
<i>H. Vandierendonck, P. Manet and J.-D. Legat</i>	

3F: Spatial and Temporal Mapping for Reconfigurable Computing

Moderators: P. Lysaght, Xilinx, US; W. Luk, Imperial College London, UK

A Spatial Mapping Algorithm for Heterogeneous Coarse-Grained Reconfigurable Architectures	363
<i>M. Ahn, J. W. Yoon, Y. Paek, Y. Kim, M. Kiemb and K. Choi</i>	
Compiler-Driven FPGA-Area Allocation for Reconfigurable Computing	369
<i>E. M. Panainte, K. Bertels and S. Vassiliadis</i>	
Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures	375
<i>P. S. Brandão do Nascimento and M. E. de Lima</i>	
System-Level Scheduling on Instruction Cell Based Reconfigurable Systems	381
<i>Y. Yi, I. Nouisias, M. Milward, S. Khawam, T. Arslan and I. Lindsay</i>	

4A: EMBEDDED TUTORIAL – DFM/DFY Design for Manufacturability and Yield – Influence of Process Variations and Increased Defect Sensitivity in Digital, Analogue and Mixed-Signal Circuit Design

Organisers: M. Buehler, IBM Deutschland Entwicklung GmbH, DE; A. Ripp, MunEDA GmbH, DE

Moderator: A. Ripp, MunEDA GmbH, DE

DFM/DFY Design for Manufacturability and Yield – Influence of Process Variations in Digital, Analog and Mixed-Signal Circuit Design.....	387
<i>M. Buehler, J. Koehl, J. Bickford, J. Hibbeler, U. Schlichtmann, R. Sommer, M. Pronath and A. Ripp</i>	

4B: Analogue and Mixed-Signal Design

Moderators: M. Glesner, TU Darmstadt, DE; D. Leenaerts, Philips Research Labs, NL

Systematic Methodology for Designing Reconfigurable $\Delta\Sigma$ Modulator Topologies for Multimode Communication Systems.....	393
<i>Y. Wei, H. Tang and A. Daboli</i>	

Double-Sampling Single-Loop Sigma-Delta Modulator Topologies for Broadband Applications	399
<i>M. Yavari, O. Shoaei and A. Rodriguez-Vazquez</i>	

A 10 GHz 15-dB Four-Stage Distributed Amplifier in 0.18 μm CMOS Process	405
<i>K. K. Moez and M. I. Elmasry</i>	

Interactive Presentation

Bootstrapped Full-Swing CMOS Driver for Low Supply Voltage Operation	410
<i>J. Garcia, J. A. Montiel-Nelson and S. Nooshabadi</i>	

4C: Processor Self-Test and Fault Diagnosis

Moderators: H. Obermeir, Infineon Technologies, DE; N. Nicolici, McMaster U, CA

An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis In SoCs	412
<i>P. Bernardi, E. Sánchez, M. Schillaci, G. Squillero and M. Sonza Reorda</i>	

Timing-Reasoning-Based Delay Fault Diagnosis	418
<i>K. Yang and K.-T. Cheng</i>	

Multiple-Fault Diagnosis Based on Single-Fault Activation and Single-Output Observation.....	424
<i>Y.-C. Lin and K.-T. Cheng</i>	

Software-Based Self-Test of Processors under Power Constraints	430
<i>J. Zhou and H.-J. Wunderlich</i>	

Interactive Presentation

Diagnosis of Defects on Scan Enable and Clock Trees	436
<i>Y. Huang and K. Gallie</i>	

4E: Scheduling for Real-Time and Energy

Moderators: S. Baruah, North Carolina U Chapel Hill, US; G. Fohler, Malardalen U, SE

Lock-Free Synchronization for Dynamic Embedded Real-Time Systems.....	438
<i>H. Cho, B. Ravindran and E. D. Jensen</i>	

Performance Analysis of Greedy Shapers in Real-Time Systems	444
<i>E. Wandeler, A. Maxiaguine and L. Thiele</i>	

Improved Offset-Analysis Using Multiple Timing-References	450
<i>R. Henia and R. Ernst</i>	
Procrastinating Voltage Scheduling with Discrete Frequency Sets	456
<i>Z. Lu, Y. Zhang, M. Stan, J. Lach and K. Skadron</i>	
4F: System Level Modelling and Simulation	
<i>Moderators: G. Martin, Tensilica, US; P. Pop, Linkoping University, SE</i>	
Communication and Co-Simulation Infrastructure for Heterogeneous System Integration.....	462
<i>G. Yang, X. Chen, F. Balarin, H. Hsieh and A. Sangiovanni-Vincentelli</i>	
A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation	468
<i>T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers and H. Meyr</i>	
A Unified System-Level Modeling and Simulation Environment for MPSoC Design: MPEG-4 Decoder Case Study	474
<i>V. Reyes, W. Kruijtzter, T. Bautista, G. Alkadi and A. Niñez</i>	
Interactive Presentation	
Task-Accurate Performance Modeling in SystemC for Real-Time Multi-Processor Architectures.....	480
<i>M. Streubuehr, J. Falk, C. Haubelt, J. Teich, R. Dorsch and T. Schlipf</i>	
4G: HOT TOPIC: System Level Design of SoC (4G Wireless Special Day)	
<i>Organisers: H. Meyr, RWTH Aachen U, DE and CoWare Inc; G. Fettweis, TU Dresden, DE</i>	
<i>Moderator: O. Schliebusch, CoWare Inc, DE</i>	
Distributed Object Models for Multi-Processor SoC's, with Application to Low-Power Multimedia Wireless Systems	482
<i>P. G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, O. Benny, D. Lyonnard, B. Lavigeuer and D. Lo</i>	
Virtual Prototyping of Embedded Platforms for Wireless and Multimedia.....	488
<i>T. Kogel and M. Braun</i>	
Application Specific NoC Design.....	491
<i>L. Benini</i>	
5A: Power-Efficient Hardware/Software Architectures	
<i>Moderators: J. Henkel, Karlsruhe U, DE; D. Liu, Linkoping U, SE</i>	
Automatic Insertion of Low Power Annotations in RTL for Pipelined Microprocessors.....	496
<i>V. Viswanath, J. A. Abraham and W. A. Hunt Jr.</i>	
Power Analysis of Mobile 3D Graphics	502
<i>B. Mochocki, K. Lahiri and S. Cadambi</i>	
Automatic Run-Time Selection of Power Policies for Operating Systems.....	508
<i>N. Pettis, J. Ridenour and Y.-H. Lu</i>	
Energy Reduction by Workload Adaptation in a Multi-Process Environment	514
<i>C. Xian and Y.-H. Lu</i>	

Interactive Presentation

Dynamic Bit-Width Adaptation in DCT: Image Quality Versus Computation Energy Trade-Off.....	520
<i>J. Park, J. H. Choi and K. Roy</i>	

5B: Timing and Noise Analysis

Moderators: P. Feldmann, IBM T J Watson Research Center, US; E. Beyne, IMEC, BE

Bus Stuttering: An Encoding Technique to Reduce Inductive Noise in Off-Chip Data Transmission	522
<i>B. J. LaMeres and S. P. Khatri</i>	

Statistical Timing Analysis with Path Reconvergence and Spatial Correlations	528
<i>L. Zhang, Y. Hu and C.C-P. Chen</i>	

Non-Gaussian Statistical Interconnect Timing Analysis.....	533
<i>S. Abbaspour, H. Fatemi and M. Pedram</i>	

Cell Delay Analysis Based on Rate-of-Current Change	539
<i>S. Nazarian and M. Pedram</i>	

Interactive Presentation

A Practical Method to Estimate Interconnect Responses to Variabilities	545
<i>F. Liu</i>	

5C: PANEL SESSION – Test and Reliability Challenges in Automotive Microelectronics

Organisers: H.-J. Wunderlich, Stuttgart U, DE; P. van Staa, Robert Bosch GmbH, DE

Moderator: C. Sebeke, Robert Bosch GmbH, DE

Panellists: C. Jung, BMW Group, DE; K. Harbich, Robert Bosch GmbH, DE; S. Fuchs, Credence Systems GmbH, DE; J. Schwarz, DaimlerChrysler AG, DE; P. Goehner, Stuttgart U, DE

Test and Reliability Challenges in Automotive Microelectronics.....	547
<i>C. Jung, K. Harbich, S. Fuchs, J. Schwarz and P. Goehner</i>	

5E: EMBEDDED TUTORIAL AND PANEL – Communication Methods and Networking in Automotive Systems

Organisers/Moderators: J. Becker, Karlsruhe U, DE; J. Bortolazzi, DaimlerChrysler AG, DE

Exploring Trade-offs between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment	548
<i>S. Kanajan, H. Zeng, C. Pinello and A. Sangiovanni-Vincentelli</i>	

Management of Complex Automotive Communication Networks.....	554
<i>T. Weber</i>	

AutoVision- Flexible Processor Architecture for Video-Assisted Driving.....	556
<i>A. Herkersdorf, W. Stechele</i>	

Domain Specific Model Driven Design for Automotive Electronic Control Units	557
<i>K. D. Mueller-Glaser</i>	

Electric and Electronic Vehicle Architecture Assessment.....	558
<i>P. Degardins</i>	

Automotive Semi-Conductor Trend and Challenges	559
<i>P. Leteinturier</i>	

5F: System Level Modelling

Moderators: W. Mueller, C-LAB/Paderborn U, DE; A. Gerstlauer, UC Irvine, US

A Systematic IP and Bus Subsystem Modeling for Platform-Based System Design.....	560
<i>J. Um, W.-C. Kwon, S. Hong, Y.-T. Kim, K.-M. Choi, J.-T. Kong, S.-K. Eo and T. Kim</i>	
Heterogeneous Behavioral Hierarchy for System Level Designs	565
<i>H. D. Patel, S. K. Shukla and R.A. Bergamaschi</i>	
Design with Race-Free Hardware Semantics.....	571
<i>P. Schaumont, S. Shukla and I. Verbaauwhede</i>	

Interactive Presentations

Comfortable Modeling of Complex Reactive Systems	577
<i>S. Prochnow and R. von Hanxleden</i>	
Faster Exploration of High Level Design Alternatives Using UML for Better Partitions	579
<i>W. Ahmed and D. Myers</i>	

5G: HOT TOPIC: Architectures and NoC (4G Wireless Special Day)

Organisers: H. Meyr, RWTH Aachen U, DE and CoWare Inc; G. Fettweis, TU Dresden, DE

Moderator: G. Ascheid, RWTH Aachen U, DE

A Design Flow for Configurable Embedded Processors Based on Optimized Instruction Set Extension Synthesis	581
<i>R. Leupers, K. Karuri, S. Kraemer and M. Pandey</i>	
Energy Efficiency vs. Programmability Trade-off: Architectures and Design Principles.....	587
<i>J.P. Robelly, H. Seidel, K. C. Chen and G. Fettweis</i>	
Advanced Receiver Algorithms for MIMO Wireless Communication.....	593
<i>A. Burg, M. Borgmann, M. Wenk, C. Studer and H. Boelcskei</i>	

5K: Keynote

Organiser/Moderator: H. Meyr, CoWare, DE

Next Generation Architectures Can Dramatically Reduce the 4G Deployment Cycle	599
<i>D. Shaver</i>	

6A: Low Power Embedded Architectures and Platforms

Moderators: J. Haid, Infineon Technologies, DE; R. Zafalon, STMicroelectronics, IT

Automatic ADL-Based Operand Isolation for Embedded Processors	600
<i>A. Chattopadhyay, B. Geukes, D. Kammler, E. M. Witte, O. Schliebusch, H. Ishebabi, R. Leupers, G. Ascheid and H. Meyr</i>	
Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs.....	606
<i>M. Monchiero, G. Palermo, C. Silvano and O. Villa</i>	
An Analytical State Dependent Leakage Power Model for FPGAs.....	612
<i>A. Kumar and M. Anis</i>	
Smart Bit-Width Allocation for Low Power Optimization in a SystemC Based ASIC Design Environment	618
<i>A. Mallik, D. Sinha, P. Banerjee and H. Zhou</i>	

Interactive Presentation

Value-Based Bit Ordering for Energy Optimization of On-Chip Global Signal Buses	624
<i>K. Sundaresan and N. R. Mahapatra</i>	

6B: Transistor and Gate Level Simulation

Moderators: F. Gaffiot, Ecole Centrale de Lyon, FR; M. Zwolinski, Southampton U, UK

Modeling Multiple Input Switching of CMOS Gates in DSM Technology Using HDMR	626
<i>J. Sridharan and T. Chen</i>	

A Signal Theory Based Approach to the Statistical Analysis of Combinatorial Nanoelectronic Circuits	632
<i>O. Soffke, P. Zipf, T. Murgan and M. Glesner</i>	

Using Conjugate Symmetries to Enhance Gate-Level Simulations	638
<i>P. M. Maurer</i>	

Interactive Presentation

HDL Models of Ferromagnetic Core Hysteresis Using Timeless Discretisation of the Magnetic Slope.....	644
<i>H. Al-Junaïd and T. Kazmierski</i>	

6C: SoC Targeted Mixed-Signal Test Solutions

Moderators: E. J. Marinissen, Philips Research, NL; A. Rueda, Seville U/IMSE-CNM, ES

An RF Improved Loopback for Test Time Reduction	646
<i>M. Negreiros, L. Carro and A. A. Susin</i>	

Test Scheduling with Thermal Optimization for Network-on-Chip Systems Using Variable-Rate On-Chip Clocking.....	652
<i>C. Liu and V. Iyengar</i>	

Online RF Checkers for Diagnosing Multi-Gigahertz Automatic Test Boards on Low Cost ATE Platforms.....	658
<i>G. Srinivasan, F. Taenzler and A. Chatterjee</i>	

Pseudorandom Functional BIST for Linear and Nonlinear MEMS	664
<i>A. Dhayni, S. Mir, L. Rufer and A. Bounceur</i>	

Interactive Presentation

On-Chip 8GHz Non-Periodic High-Swing Noise Detector	670
<i>M. Abbas, M. Ikeda and K. Asada</i>	

6E: System Optimisation with Embedded Software

Moderators: M. Broy, TU Munich, DE; J. Sztipanovits, ISIS – Vanderbilt U, US

Battery-Aware Code Partitioning for a Text to Speech System.....	672
<i>A. Lahiri, A. Basu, M. Choudhury and S. Mitra</i>	

Performance Optimization for Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems	678
<i>Z. Li, H. Chen and S. Yu</i>	

Software Annotations for Power Optimization on Mobile Devices.....	684
<i>R. Cornea, A. Nicolau and N. Dutt</i>	

Dynamic Partitioning of Processing and Memory Resources in Embedded MPSoC Architectures.....	690
<i>L. Xue, O. Ozturk, F. Li, M. Kandemir and I. Kolcu</i>	

Interactive Presentations

Activity Clustering for Leakage Management in SPMs	696
<i>M. Kandemir, G. Chen, F. Li, M. J. Irwin and I. Kolcu</i>	

Adaptive Data Placement in an Embedded Multiprocessor Thread Library	698
<i>P. Stanley-Marbell, K. Lahiri and A. Raghunathan</i>	

6F: Communication-Centric System-Level Synthesis for MPSoC

Moderators: J. Madsen, TU Denmark, DK; J. Teich, Erlangen-Nuremberg U, DE

COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC	700
<i>S. Pasricha and N. Dutt</i>	

Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-Offs for Distributed Embedded Systems	706
<i>V. Izosimov, P. Pop, P. Eles and Z. Peng</i>	

Communication Architecture Optimization: Making the Shortest Path Shorter in Regular Networks-on-Chip.....	712
<i>U. Y. Ogras, R. Marculescu, H. G. Lee and N. Chang</i>	

Buffer Space Optimisation with Communication Synthesis and Traffic Shaping for NoCs.....	718
<i>S. Manolache, P. Eles and Z. Peng</i>	

Interactive Presentation

Cooptimization of Interface Hardware and Software for I/O Controllers.....	724
<i>K. J. Lin, S. H. Huang and S. C. Fang</i>	

6G: HOT TOPIC: Cross Disciplinary Aspects (4G Wireless Special Day)

Organisers: H. Meyr, RWTH Aachen U, DE and CoWare Inc, US; G. Fettweis,

Moderator: L. Gaszi, Infineon, DE

Cross Disciplinary Aspects	726
<i>T. G. Noll and U. Lambrette</i>	

SoC – Fuelling the Hopes of the Mobile Industry.....	727
<i>U. Lambrette</i>	

7A: Techniques for Architecture Exploration and Characterisation

Moderators: F. Balarin, Cadence Berkeley Laboratories, US; H. Hsieh, UC Riverside, US

Integrated Data Relocation and Bus Reconfiguration for Adaptive System-on-Chip Platforms	728
<i>K. Sekar, K. Lahiri, A. Raghunathan and S. Dey</i>	

FPGA Architecture Characterization for System Level Performance Analysis.....	734
<i>D. Densmore, A. Donlin and A. Sangiovanni-Vincentelli</i>	

Dynamic Data Type Refinement Methodology for Systematic Performance-Energy Design Exploration of Network Applications	740
<i>A. Bartzas, S. Mamagkakis, G. Pouiklis, D. Aienza, F. Catthoor, D. Soudris and A. Thanailakis,</i>	

Customization of Application Specific Heterogeneous Multi-Pipeline Processors	746
<i>S. Radhakrishnan, H. Guo and S. Parameswaran</i>	

Interactive Presentations

Impact of Bit-Width Specification on the Memory Hierarchy for a Real-Time Video Processing System.....	752
<i>B. Thornberg and M. O'Nils</i>	

Efficient Factorization of DSP Transforms Using Taylor Expansion Diagram.....	754
<i>J. Guillot, E. Boutillon, Q. Ren, M. Ciesielski, D. Gomez-Prado and S. Askar</i>	

7B: Clocks and Routing

Moderators: P. Groeneveld, TU Eindhoven, NL; A. Kuehlmann, Cadence Berkeley Laboratories, US

Integrated Placement and Skew Optimization for Rotary Clocking	756
<i>G. Venkataraman, J. Hu, F. Liu and C.-N. Sze</i>	

Associative Skew Clock Routing for Difficult Instances.....	762
<i>M.-S. Kim and J. Hu</i>	

Efficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations	768
<i>S. Dutt and H. Arslan</i>	

7C: Reliability Issues for Nanotechnology Circuits

Moderators: D. Pradhan, Bristol U, UK; K. Chakrabarty, Duke U, US

Defect Tolerance of QCA Tiles	774
<i>J. Huang, M. Momenzadeh and F. Lombardi</i>	

Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits.....	780
<i>B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam and K. Roy</i>	

Novel Designs for Thermally Robust Coplanar Crossing in QCA	786
<i>S. Bhanja, M. Ottavi, F. Lombardi and S. Pontarelli</i>	

Interactive Presentation

Designing MRF Based Error Correcting Circuits for Memory Elements.....	792
<i>K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson and A. Zaslavsky</i>	

7E: Architectures for Predictable Real-Time Computing and Communication

Moderators: P. Puschner, TU Vienna, AT; S. Goddard, Nebraska U Lincoln, US

A Time-Triggered Ethernet (TTE) Switch.....	794
<i>K. Steinhammer, P. Grillinger, A. Ademaj and H. Kopetz</i>	

A Time Predictable Java Processor.....	800
<i>M. Schoeberl</i>	

Optimizing the Generation of Object-Oriented Real-Time Embedded Applications Based on the Real-Time Specification for Java.....	806
<i>M. A. Wehrmeister, C. E. Pereira and L. B. Becker</i>	

7F: Modern Decision Procedures

Moderators: G. Cabodi, Politecnico di Torino, IT; R. Drechsler, Bremen U, DE

Quantifier Structure in Search Based Procedures for QBFs	812
<i>E. Giunchiglia, M. Narizzano and A. Tacchella</i>	
Strong Conflict Analysis for Propositional Satisfiability	818
<i>H. S. Jin and F. Somenzi</i>	
Equivalence Verification of Arithmetic Datapaths with Multiple Word-Length Operands.....	824
<i>N. Shekhar, P Kalla and F. Enescu</i>	

7G: TUTORIAL SESSION – Applications, Architectures, Design Methodology and Tools for MPSoC

Speakers: G. Fettweis, TU Dresden, DE; H. Meyr, RWTH Aachen U, DE and CoWare Inc

4G Applications, Architectures, Design Methodology and Tools for MPSoC	830
--	-----

7H: Thermal Aspects of Low Power Design

Moderators: C. Silvano, Politecnico di Milano, IT; M. Poncino, Politecnico di Torino, IT

Thermal Resilient Bounded-Skew Clock Tree Optimization Methodology	832
<i>A. Chakraborty, P. Sithambaram, K. Duraisami, A. Macii, E. Macii and M. Poncino,</i>	
Exploring “Temperature-Aware” Design in Low-Power MPSoCs.....	838
<i>G. Paci, P. Marchal, F. Polett and L. Benini</i>	
Adaptive Chip-Package Thermal Analysis for Synthesis and Design	844
<i>Y. Yang, Z. Gu, C. Zhu, L. Shang and R.P. Dick</i>	
On-Chip Bus Thermal Analysis and Optimization	850
<i>F. Wang, Y. Xie, N. Vijaykrishnan and M. J. Irwin</i>	

8A: Leakage and Dynamic Power Aware Logic Design

Moderators: E. Schmidt, ChipVision Design Systems, DE; A. Bogliolo, Urbino U, IT

Ultralow Power Computing with Sub-Threshold Leakage: A Comparative Study of Bulk and SOI Technologies.....	856
<i>A. Raychowdhury, B.C. Paul, S. Bhunia and K. Roy</i>	
Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating	862
<i>N. Banerjee, K. Roy, H. Mahmoodi and S. Bhunia</i>	
Enabling Fine-Grain Leakage Management by Voltage Anchor Insertion	868
<i>P. Babighian, L Benini, A. Macii and E. Macii</i>	

Interactive Presentations

Automated Exploration of Pareto-Optimal Configurations in Parameterized Dynamic Memory Allocation for Embedded Systems.....	874
<i>S. Mamagkakis, D. Aienza, C. Poucet, F. Catthoor, D. Soudris and J. M. Mendias</i>	
A Control Theoretic Approach to Run-Time Energy Optimization of Pipelined Processing in MPSoCs	876
<i>A. Alimonda, A. Acquaviva, S. Carta and A. Pisano</i>	

8B: Advanced Topics in Physical Design

Moderators: J. Koehl, IBM, DE; F. Johannes, TU Munich, DE

3D Floorplanning with Thermal Vias	878
<i>E. Wong and S. K. Lim</i>	
Timing-Driven Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization.....	884
<i>T. Iizuka, M. Ikeda and K. Asada</i>	
Lens Aberration Aware Timing-Driven Placement	890
<i>A. B. Kahng, C.-H. Park, P. Sharma and Q. Wang</i>	

8C: Advances in Defect Modelling and Detection

Moderators: M. Renovell, LIRMM, FR; C. Hawkins, New Mexico U, US

On Test Conditions for the Detection of Open Defects	896
<i>B. Kruseman and M. Heiligers</i>	
A Compact Model to Identify Delay Faults Due to Crosstalk	902
<i>J. L. Rossello and J. Segura</i>	
Generation of Broadside Transition Fault Test Sets That Detect Four-Way Bridging Faults.....	907
<i>I. Pomeranz and S. M. Reddy</i>	
Extraction of Defect Density and Size Distributions from Wafer Sort Test Results.....	913
<i>J. E. Nelson, T. Zanon, R. Desineni, J. G. Brown, N. Patil, W. Maly and R. D. Blanton</i>	

8E: Code and Data Layout Optimisations for Embedded Software

Moderators: J. Teich, Erlangen-Nuremberg U, DE; H. van Someren, ACE Associated Compiler Experts, NL

An Interprocedural Code Optimization Technique for Network Processors Using Hardware Multi-Threading Support	919
<i>H. Scharwaechter, M. Hohenauer, R. Leupers, G. Ascheid and H. Meyr</i>	
An Integrated Scratch-Pad Allocator for Affine and Non-Affine Code.....	925
<i>S. Udayakumaran and R. Barua</i>	
Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns.....	931
<i>G. Chen, O. Ozturk, M. Kandemir and M. Karakoy</i>	
Restructuring Field Layouts for Embedded Memory System.....	937
<i>K. Shin, J. Kim, S. Kim and H. Han</i>	

Interactive Presentations

Power-Aware Compilation for Embedded Processors with Dynamic Voltage Scaling and Adaptive Body Biasing Capabilities.....	943
<i>P.-K. Huang and S. Ghiasi</i>	
Dynamic Code Overlay of SDF-Modeled Programs on Low-End Embedded Systems	945
<i>H.-W. Park, K. Oh, S. Park, M.-M. Sim, and S. Ha</i>	

8F: Advanced Reconfigurable Architectures and Applications

Moderators: *S. Vernalde, IMEC, BE; K. Bertels, TU Delft, NL*

optiMap: A Tool for Automated Generation of NoC Architectures Using Multi-Port Routers for FPGAs.....	947
<i>B. Sethuraman and R. Vemuri</i>	
Hardware Efficient Architectures for Eigenvalue Computation	953
<i>Y. Liu, C.-S. Bouganis, P. Y. K. Cheung, P. H. W. Leong and S. J. Motley</i>	
Memory Centric Thread Synchronization on Platform FPGAs	959
<i>C. Kulkarni and G. Brebner</i>	
A Parallel Configuration Model for Reducing the Run-Time Reconfiguration Overhead.....	965
<i>Y. Qu, J.-P. Soininen and J. Nurmi</i>	

8G: HOT TOPIC - Introduction to and Applications for Wireless Sensor Networks (WSN) – (Wireless Sensor Networks Special Day)

Organiser/Moderator: *C. Enz, CSEM, CH*

Wireless Sensor Networks and Beyond	970-1
<i>P. J. M. Havinga</i>	
The Ultra Low-Power WiseNET System.....	971
<i>A. El-Hoyidi, C. Arm, R. Caseiro, S. Cserveny, J.-D. Decotignie, C. Enz, F. Giroud, S. Gyger, E. Leroux, T. Melly, V. Peiris, F. Pengg, P.-D. Pfister, N. Raemy, A. Ribordy, D. Ruffieux and P. Volet</i>	
Fast Prototyping Using the BNode Platform.....	977
<i>J. Beutel</i>	

9A: Leakage-Aware Circuit Design

Moderators: *M. Miranda, IMEC, BE; A. Macii, Politecnico di Torino, IT*

Circuit-Aware Device Design Methodology for Nanometer Technologies: A Case Study for Low Power SRAM Design.....	983
<i>Q. Chen, S. Mukhopadhyay, A. Bansal and K. Roy</i>	
Architectural and Technology Influence on the Optimal Total Power Consumption	989
<i>C. Schuster, J.-L. Nagel, C. Piguet and P.-A. Farine</i>	
Reducing the Sub-Threshold and Gate-Tunneling Leakage of SRAM Cells Using Dual- V_t and Dual- T_{ox} Assignment	995
<i>B. Ameliard, F. Fallah and M. Pedram</i>	
Exploiting Data-Dependent Slack Using Dynamic Multi- V_{DD} to Minimize Energy Consumption in Datapath Circuits	1001
<i>K. R. Gandhi and N. R. Mahapatra</i>	

9B: Coverage Based Validation

Moderators: *J. Marques-Silva, Southampton U, UK; E. M. Aboulhamid, Montreal U, CA*

On the Evaluation of Transactor-Based Verification for Reusing TLM Assertions and Testbenches at RTL	1007
<i>N. Bombieri, F. Fummi and G. Pravadelli</i>	
Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation	1013
<i>F. Balarin and R. Passerone</i>	

A Coverage Metric for the Validation of Interacting Processes..... 1019
I. G. Harris

New Methods and Coverage Metrics for Functional Verification 1025
V. Jerinić, J. Langer, U. Heinkel and D. Mueller

Interactive Presentation

Classification Trees for Random Tests and Functional Coverage 1031
A. Krupp and W. Mueller

9C: Test Data Compression

Moderators: J. Schloeffel, Philips Semiconductors, DE; H. T. Vierhaus, Cottbus U, DE

Efficient Test-Data Compression for IP Cores Using Multilevel Huffman Coding..... 1033
X. Kavousianos, E. Kalligeros and D. Nikolos

Functional Constraints vs. Test Compression in Scan-Based Delay Testing..... 1039
I. Polian and H. Fujiwara

Concurrent Core Test for SoC Using Shared Test Set and Scan Chain Disable 1045
G. Zeng and H. Ito

Interactive Presentations

Efficient Unknown Blocking Using LFSR Reseeding..... 1051
S. Wang, K. J. Balakrishnan and S. T. Chakradhar

Coverage Loss by Using Space Compactors in Presence of Unknown Values 1053
M. C.-T. Chao, S. Wang, S. T. Chakradhar, W. Wei and K.-T. Cheng

9E: Resource Constrained Scheduling

Moderators: S. Baruah, North Carolina U, US; H. van Someren, ACE Associated Compiler Experts, NL

Online Energy-Aware I/O Device Scheduling for Hard Real-Time Systems 1055
H. Cheng and S. Goddard

Multiprocessor Synthesis for Periodic Hard Real-Time Tasks under a Given Energy Constraint..... 1061
H.-R Hsu, J.-J. Chen and T.-W. Kuo

Scheduling under Resource Constraints Using Dis-Equations 1067
H. Cherroun, A. Darté and P. Feautrier

Scalable Performance-Energy Trade-Off Exploration of Embedded Real-Time Systems
on Multiprocessor Platforms 1073
Z. Ma and F. Catthoor

9F: Sequential Optimisation, Clocking and Boolean Matching

Moderators: T. Shiple, Synopsys, FR; R. Drechsler, Bremen U, DE

Building a Better Boolean Matcher and Symmetry Detector..... 1079
D. Chai and A. Kuehlmann

Optimizing Sequential Cycles through Shannon Decomposition and Retiming..... 1085
C. Soviani, O. Tardieu and S. A. Edwards

Efficient Incremental Clock Latency Scheduling for Large Circuits	1091
<i>C. Albrecht</i>	
Analyzing Timing Uncertainty in Mesh-Based Clock Architectures	1097
<i>S. M. Reddy, G. R. Wilke and R. Murgai</i>	
9G: HOT TOPIC - Design, Verification, Deployment and Test of WSN Systems	
<i>Organiser/Moderator: J. Rabaey, UC Berkeley, US</i>	
Deploying Networks Based on TinyOS	
<i>D. Culler</i>	
Platform-Based Design for Wireless Sensor Networks for Industrial Applications.....	1103
<i>A. Bonivento, L. P. Carloni and A. Sangiovanni-Vincentelli</i>	
An Environment for Controlled Experiments with In-House Sensor Networks	1108-1
<i>V. Handziski, A. Koepke, A. Willig and A. Wolisz</i>	
9K: Keynote	
<i>Organiser/Moderator: C. Enz, CSEM, CH</i>	
Hogthrob: Towards a Sensor Network Infrastructure for Sow Monitoring	1109
<i>P. Bonnet, M. Leopold and K. Madsen</i>	
10A: Power Reduction at Circuit Level	
<i>Moderators: C. Piguet, CSEM, CH; P. Maurine, LIRMM, FR</i>	
Ultra Efficient (Embedded) SoC Architectures Based on Probabilistic CMOS (PCMOS) Technology.....	1110
<i>L. N. Chakrapani, B. E. S. Akgul, S. Cheemalavagu, P. Korkmaz, K. V. Palem and B. Seshasayee</i>	
Minimizing Ohmic Loss and Supply Voltage Variation Using a Novel Distributed Power Supply Network.....	1116
<i>M. Budnik and K. Roy</i>	
An Ultra Low-Power TLB Design.....	1122
<i>Y.-J. Chang</i>	
Determining the Optimal Timeout Values for a Power-Managed System Based on the Theory of Markovian Processes: Offline and Online Algorithms	1128
<i>P. Rong and M. Pedram</i>	
10B: Semi-Formal Validation Methods	
<i>Moderators: M. Lajolo, NEC Labs, US; A. Fedeli, STMicroelectronics, IT</i>	
A Formal Model and Efficient Traversal Algorithm for Generating Testbenches for Verification of IEEE Standard Floating Point Division	1134
<i>D. W. Matula and L. D. McFearin</i>	
On the Relation between Simulation-Based and SAT-Based Diagnosis	1139
<i>G. Fey, S. Safarpour, A. Veneris and R. Drechsler</i>	
An Integrated Open Framework for Heterogeneous MPSoC Design Space Exploration	1145
<i>F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri and, L. Benini</i>	
Parallel Co-Simulation Using Virtual Synchronization with Redundant Host Execution	1151
<i>D. Kim, S. Ha and R. Gupta</i>	

Interactive Presentation

- An Efficient and Portable Scheduler for RTOS Simulation and its Certified Integration to SystemC 1157
H. Nakamura, N. Sato and N. Tabuchi

10C: Testing Memories, FPGAs and Networks-on-a-Chip

Moderators: J. Leenstra, IBM Boeblingen, DE; C. Papachristou, Case Western Reserve U, US

- Minimizing Test Power in SRAM through Reduction of Pre-Charge Activity 1159
L. Dilillo, P. Rosinger, B. M. Al-Hashimi and P. Girard
- Efficient On-Line Interconnect Testing in FPGAs with Provable Detectability for Multiple Faults..... 1165
V. Suthar and S. Dutt
- A Concurrent Testing Method for NoC Switches..... 1171
M. Hosseinabady, A. Banaiyan, M. N. Bojnordi and Z. Navabi

Interactive Presentation

- A Secure Scan Design Methodology 1177
D. Hély, F. Bancel, M.-L. Flottes and B. Rouzeyre

10E: Architectural Level Synthesis

Moderators: F. Ferrandi, Politecnico di Milano, IT; E. De Kock, Philips Research, NL

- RAS-NANO: A Reliability-Aware Synthesis Framework for Reconfigurable Nanofabrics 1179
C. He and M. F. Jacome
- Layout Driven Data Communication Optimization for High Level Synthesis 1185
R. Kastner, W. Gong, X. Hao, F. Brewer, A. Kaplan, P. Brisk and M. Sarrafzadeh
- Physical-Aware Simulated Annealing Optimization of Gate Leakage in Nanoscale Datapath Circuits..... 1191
S. P. Mohanty, R. Velagapudi and E. Kougianos
- Automatic Generation of Operation Tables for Fast Exploration of Bypasses in Embedded Processors 1197
S. Park, A. Shrivastava, N. Dutt, E. Earlie, A. Nicolau and Y. Paek

Interactive Presentation

- High Level Synthesis of Higher Order Continuous Time State Variable Filters with Minimum Sensitivity
and Hardware Count 1203
S. Pandit, S. Kar, C. Mandal and A. Patra

10F: Advances in State Space Exploration

Moderators: E. Giunchiglia, Genova U, IT; A. Tacchella, DIST – Genova U, IT

- Disjunctive Image Computation for Embedded Software Verification 1205
C. Wang, Z. Yang, F. Ivančić and A. Gupta
- Distance-Guided Hybrid Verification with GUIDO 1211
S. Shyam and V. Bertacco
- What Lies between Design Intent Coverage and Model Checking? 1217
S. Das, P. Basu, P. Dasgupta and P. P. Chakrabarti

Interactive Presentations

On the Numerical Verification of Probabilistic Rewriting Systems 1223
J. Ben Hassen and S. Tahar

Avoiding False Negatives in Formal Verification for Protocol-Driven Blocks 1225
G. Fey, D. Grosse and R. Drechsler

10G: PANEL SESSION - Compelling Challenges in Wireless Sensor Network Research

Moderator: Jan Rabaey, UC Berkeley, US

11A: TUTORIAL AND PANEL SESSION – Low-Power Design Tools: Are EDA Vendors Taking this Matter Seriously?

Organisers: E. Macii, Politecnico di Torino, IT; M. Casale-Rossi, Synopsys Inc, IT

Panel Moderator: G. De Micheli, EPFL Lausanne, CH

Low-Power Design Tools: Are EDA Vendors Taking this Matter Seriously? 1227
E. Macii, M. Pedram, D. Friebel, R. Aitken, A. Domic and R. Zafalon

11B: System Level Verification

Moderators: V. Bertacco, The U of Michigan, US; R. Bloem, Inst for Software Tech Graz, AT

Formal Verification of SystemC Designs Using a Petri-Net Based Representation 1228
D. Karlsson, P. Eles and Z. Peng

Monolithic Verification of Deep Pipelines with Collapsed Flushing 1234
R. Kane, P. Manolios and S. K. Srinivasan

Functional Test Generation Using Property Decompositions for Validation of Pipelined Processors 1240
H.-M. Koo and P. Mishra

Proven Correct Monitors from PSL Specifications 1246
K. Morin-Allory and D. Borrione

11C: Memory Testing and Test Set Improvement

Moderators: B. Straube, FhG IIS/EAS Dresden, DE; I. Pomeranz, Purdue U, US

Space of DRAM Fault Models and Corresponding Testing 1252
Z. Al-Ars, S. Hamdioui and A. J. van de Goor

Automatic March Tests Generations for Static Linked Faults in SRAMs 1258
A. Benso, A. Bosio, S. Di Carlo, G. Di Natale and P. Prinetto

Test Compaction for Transition Faults under Transparent-Scan 1264
I. Pomeranz and S. M. Reddy

Test Set Enrichment Using a Probabilistic Fault Model and the Theory of Output Deviations 1270
Z. Wang, K. Chakrabarty and M. Goessel

11E: Reliable Microarchitectures

Moderators: T. Austin, The U of Michigan, US; S. Vassiliadis, TU Delft, NL

Vulnerability Analysis of L2 Cache Elements to Single Event Upsets 1276
H. Asadi, V. Sridharan, M. B. Tahoori and D. Kaeli

Area-Efficient Error Protection for Caches.....	1282
<i>S. Kim</i>	
Microarchitectural Floorplanning under Performance and Thermal Tradeoff.....	1288
<i>M. Healy, M. Vittes, M. Ekpanyapong, C. Ballapuram, S. K. Lim, H.-H. S. Lee and G. H. Loh</i>	
11F: Progress in Logic and Arithmetic Circuit Optimisation	
<i>Moderators: R. Hermida, Madrid Complutense U, ES; T. Shiple, Synopsys, FR</i>	
Optimizing High Speed Arithmetic Circuits Using Three-Term Extraction.....	1294
<i>A. Hosangadi, F. Fallah and R. Kastner</i>	
Efficient Minimization of Fully Testable 2-SPP Networks	1300
<i>A. Bernasconi, V. Ciriani, R. Drechsler and T. Villa</i>	
Pre-Synthesis Optimization of Multiplications to Improve Circuit Performance	1306
<i>R. Ruiz-Sautua, M. C. Molina, J. M. Mendias and R. Hermida</i>	
Crosstalk-Aware Domino Logic Synthesis	1312
<i>Y.-Y. Liu and T. T. Hwang</i>	
11G: MPSoC Modelling and Design	
<i>Moderators: R. Ernst, TU Braunschweig, DE; P. Ienne, EPFL IC LAP, CH</i>	
TRAIN: A Virtual Transaction Layer Architecture for TLM-Based HW/SW Codesign of Synthesizable MPSoC.....	1318
<i>W. Klingauf, H. Gaedke, R. Guenzel</i>	
Configurable Multiprocessor Platform with RTOS for Distributed Execution of UML 2.0 Designed Applications	1324
<i>T. Arpinen, P. Kukkala, E. Salminen, M. Hännikäinen and T. D. Hämmäläinen</i>	
ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding	1330
<i>O. Muller, A. Baghdadi and M. Jézéquel</i>	
Author Index	A-1