



AUTHOR INDEX

Aguiar, Alexandra	Design Flow of a Dedicated Cluster Customized for a Distributed Genetic Algorithm Application	148
Akkas, Ahmet	Reduced Delay BCD Adder	266
Akoglu, Ali	Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications	365
Al Faruque, Mohammad Abdullah	Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication	48
Alam, Sadaf R.	An Application Specific Memory Characterization Technique for Co-processor Accelerators	353
Alimohammad, Amirhossein	A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing .	154
Al-Khalili, Dhamin	FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers	18
Armstrong, Dean A.	A Rapid Prototyping Platform for Wireless Medium Access Control Protocols.	403
Arnold, Mark	LNS Subtraction Using Novel Cotransformation and/or Interpolation	107
Asari, Vijayan	Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream	216
Azarmehr, Mahzad	A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions	342
Bayat-Saramdi, Siavash	Run-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes	204
Bayrakci, Alp Arslan	Reduced Delay BCD Adder	266
Beiu Valeriu	Long Live Small Fan-in Majority Gates -- Their Reign Looks Like Coming!	278
Bensoudane, Essaid	Two level tiling for MPSoC architecture	314



AUTHOR INDEX

Bimberg, Marcel	A High-Throughput Programmable Decoder for LDPC Convolutional Codes	239
Bonzini, Paolo	A Retargetable Framework for Automated Discovery of Custom Instructions	334
Bouchebaba, Youcef	Two level tiling for MPSoC architecture	314
Bougataya, Mohammed	Design and implementation of a surface peak thermal detector algorithm	234
Bourduas, S.	Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing	302
Boustany, Charbel	Design and implementation of a surface peak thermal detector algorithm	234
Bower, Jacob A.	Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations	168
Braganza, Sherman	The 1D Discrete Cosine transform for large point sizes implemented on reconfigurable hardware	101
Bruguera, Javier D.	Entropy Coding on a Programmable Processor Array for Multimedia SoC	222
Calderon, Humberto	Reconfigurable Universal Adder	186
Cao, Wei	GISP: A Transparent Superpage Support Framework for Linux	359
Carlough, Steven R.	Power6 Decimal Divide	128
Chabini, Nouredine	FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers	18
Chen, Adriel	A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture	371
Chen, Danny Z.	Hardware Acceleration for 3-D Radiation Dose Calculation	290
Chen, Xiexiong	An efficient SIMD architecture with parallel memory for 2D cosine transforms of video coding	260



AUTHOR INDEX

Chen, Yi-Chi	A Run-Time Reconfigurable Fabric for 3D Texture Filtering	180
Cheng, Xu	GISP : A Transparent Superpage Support Framework for Linux	359
Cheung, Peter Y.K.	Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective	308
Choi, Kiyoung	Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation	383
Chung, Chung-Ping	A Run-Time Reconfigurable Fabric for 3D Texture Filtering	180
Cockburn, Bruce F.	A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing	154
Collange, Sylvain	Graphic processors to speed up simulations for the design of high performance solar receptors	377
	LNS Subtraction Using Novel Cotransformation and/or Interpolation	107
Cope, Ben	Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective	308
Coppola, Marcello	Mapping and Topology Customization Approaches for Application-Specific STNoC Designs	61
Dadaliaris, Adonios N.	A Novel Low-Power Motion Estimation Design for H.264	247
Darte, Alain	Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis	140
Daumas, Marc	Graphic processors to speed up simulations for the design of high performance solar receptors	377
Defour, David	Graphic processors to speed up simulations for the design of high performance solar receptors	377
Derrien, Steven	Parallelizing HMMER for hardware acceleration on FPGAs	10



AUTHOR INDEX

Dos Santos, Rafael	Design Flow of a Dedicated Cluster Customized for a Distributed Genetic Algorithm Application	148
Dos Santos, Tatiana	Design Flow of a Dedicated Cluster Customized for a Distributed Genetic Algorithm Application	148
Dou, Yong	FPGA SAR Processor with Optimal Window Memory Layout	95
Draper, Jeffrey	Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router	69
Duarte, Filipa	A memcopy Hardware Accelerator Solution for Non Cache-line Aligned Copies	397
El Bahri, S.	Evaluation of a tightly coupled ASIP / Co-Processor Architecture used in GNSS receivers	296
Ercegovac, Milos D.	A Hardware-Oriented Method for Evaluating Complex Polynomials	122
Fard, Saeed Fouladi	A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing	154
Fernandez, David	Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers	30
Ferrandi, Fabrizio	A Self Reconfigurable Implementation of the JPEG Encoder	24
Fettweis, Gerhard P.	A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture	346
	A High-Throughput Programmable Decoder for LDPC Convolutional Codes	239
Gao, Shuli	FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers	18
Gaydadjiev, Georgi N.	Reconfigurable Universal Adder	186
	Real-time FPGA-implementation for blue-sky Detection	76



AUTHOR INDEX

Glossner, John	Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems	320
Grecu, Cristian	Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics	42
Gross, Warren J.	Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers	30
Gruenert, David	Windowed FIFOs for FPGA-based Multiprocessor Systems	36
Gundimada, Satyanadh	Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream	216
Guo, Jie	A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture	346
Haddad, Ashraf	Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers	30
Hänninen, Ismo	Robust Adders Based on Quantum-Dot Cellular Automata	391
Hasan, M.A.	Run-Time Error Detection in Polynomial Basis Multiplication Using Linear Codes	204
He, Hu	A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture	371
Henkel, Joerg	Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication	48
Hormigo, Javier	Streaming on line addition	272
Hu, X. Sharon	Hardware Acceleration for 3-D Radiation Dose Calculation	290
Huang, Kai	Windowed FIFOs for FPGA-based Multiprocessor Systems	36
Hur, Jae Young	Customizing Reconfigurable On-Chip Crossbar Scheduler	210



AUTHOR INDEX

Iancu, Daniel	Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems	320
Ibrahim, Walid	Long Live Small Fan-in Majority Gates -- Their Reign Looks Like Coming!	278
Jerraya, Ahmed	Scalable Multi-FPGA Network-On-Chip Emulation Platform	54
Jl, Weixing	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
	The Design of a Novel Object Processor: OOMIPS	198
Jigang, Wu	Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multi-processors	228
Josephson, William	ISA Support for Fingerprinting and Erasure Codes	415
Juurlink, Ben	SIMD Vectorization of Histogram Functions	174
Kappen, G.	Evaluation of a tightly coupled ASIP / Co-Processor Architecture used in GNSS receivers	296
Katsavounidis, Ioannis X.	A Novel Low-Power Motion Estimation Design for H.264	247
Kikkeri, Nikhil	An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder	83
Koo, Jahyun J.	Evaluation of a High-Level-Language Methodology for High-Performance Reconfigurable Computers	30
Kouadri-Mostéfaoui, Abdellah Medjadji	Scalable Multi-FPGA Network-On-Chip Emulation Platform	54
Koziri, Maria G.	A Novel Low-Power Motion Estimation Design for H.264	247
Kreutz, Márcio	Design Flow of a Dedicated Cluster Customized for a Distributed Genetic Algorithm Application	148



AUTHOR INDEX

Kuchcinski, Krzysztof	Identification of Application Specific Instructions Based on Subgraph Isomorphism Constraints	328
Lakhsasi, Ahmed	Design and implementation of a surface peak thermal detector algorithm	234
Lam, Siew-Kei	Estimating Area Costs of Custom Instructions for Design Exploration of FPGA-based Reconfigurable Processors	89
Lang, Tomas	Streaming on line addition	272
Langlois, Pierre	FPGA-Based Efficient Design Approach for Large-Size Two's Complement Squarers	18
Lavigeur, Bruno	Two level tiling for MPSoC architecture	314
Lee, Dongwook	Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation	383
Lee, Gyungho	An Efficient Hardware Support for Control Data Validation	409
Lee, Imyong	Memory Operation Inclusive Instruction-Set	383
Lee, Ruby	ISA Support for Fingerprinting and Erasure Codes	415
Leeser, Miriam	The 1D Discrete Cosine transform for large point sizes implemented on reconfigurable hardware	101
Lei, Yuanwu	FPGA SAR Processor with Optimal Window Memory Layout	95
Li, Dexian	An efficient SIMD architecture with parallel memory for 2D cosine transforms of video coding	260
Li, Jiaxin	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
Li, Kai	ISA Support for Fingerprinting and Erasure Codes	415
Liao, Xiongfei	Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multi-processors	228



AUTHOR INDEX

Liu, Bin	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
Liu, Mengxiao	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
Liu, Jun	A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture	346
Locatelli, Riccard	Mapping and Topology Customization Approaches for Application-Specific STNoC Designs	61
Lu, Liang	Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression	253
Luk, Wayne	Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations	168
	Bridging the Gap between FPGAs and Multi-Processor Architectures: A Video Processing Perspective	308
Mamidi, Suman	Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems	320
Mariani, Giovanni	Mapping and Topology Customization Approaches for Application-Specific STNoC Designs	61
Matúš, Emil	A High-Throughput Programmable Decoder for LDPC Convolutional Codes	239
McCanny, John V.	Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression	253
McConnell, Ross	0/1 Knapsack on Hardware: A Complete Solution	160
Mediratta, Sumit	Performance Evaluation of Probe-Send Fault-tolerant Network-on-chip Router	69
Meher, Pramod Kumar	Systolic Formulation for Low-Complexity Serial-Parallel Implementation of Unified Finite Field Multiplication over $GF(2^m)$	134



AUTHOR INDEX

Mennenga, Bjoern	A Phase-Coupled Compiler Backend for a New VLIW Processor Architecture	346
Monchiero, Matteo	A Self Reconfigurable Implementation of the JPEG Encoder	24
Montgomery, David T.	Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications	365
Muller, Jean-Michel	A Hardware-Oriented Method for Evaluating Complex Polynomials	122
Muscedere, Roberto	A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions	342
Navarro-Gonzalez, Sonia	Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit	115
Ngo, Hau	Design and Implementation of an Efficient and Power-Aware Architecture for Skin Segmentation in Color Video Stream	216
Nibbelink, Kevin	0/1 Knapsack on Hardware: A Complete Solution	160
Nicolescu, Gabriela	Two level tiling for MPSoC architecture	314
Noll, T.G.	Evaluation of a tightly coupled ASIP / Co-Processor Architecture used in GNSS receivers	296
Osorio, Roberto R.	Entropy Coding on a Programmable Processor Array for Multimedia SoC	222
Palermo, Gianluca	A Self Reconfigurable Implementation of the JPEG Encoder	24
	Mapping and Topology Customization Approaches for Application-Specific STNoC Designs	61
Pande, Partha Pratim	Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics	42
Park, Yong-Joon	An Efficient Hardware Support for Control Data Validation	409



AUTHOR INDEX

Paulin, Pierre	Two level tiling for MPSoC architecture	314
Pearson, Murray W.	A Rapid Prototyping Platform for Wireless Medium Access Control Protocols	403
Peng, Jianying	An efficient SIMD architecture with parallel memory for 2D cosine transforms of video coding	260
Pétrot, Frédéric	Scalable Multi-FPGA Network-On-Chip Emulation Platform	54
Pozzi, Laura	A Retargetable Framework for Automated Discovery of Custom Instructions	334
Priebe, O	Evaluation of a tightly coupled ASIP / Co-Processor Architecture used in GNSS receivers	296
Qiao, Baojun	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
	The Design of a Novel Object Processor: OOMIPS	198
Qin, Xing	An efficient SIMD architecture with parallel memory for 2D cosine transforms of video coding	260
Qu, Ning	GISP: A Transparent Superpage Support Framework for Linux	359
Quach, Nhut Thanh	Real-time FPGA-implementation for blue-sky Detection	76
Quinson, Clément	Scheduling Register-Allocated Codes in User-Guided High-Level Synthesis	140
Quinton, Patrice	Parallelizing HMMER for hardware acceleration on FPGAs	10
Rajopadhye, Sanjay	0/1 Knapsack on Hardware: A Complete Solution	160
Schlegel, Christian	A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing	154



AUTHOR INDEX

Schulte, Michael	Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit	115
	Architecture Support for Reconfigurable Multithreaded Processors in Programmable Communication Systems	320
Schwarz, Eric M.	Power6 Decimal Divide	128
Sciuto, Donatella	A Self Reconfigurable Implementation of the JPEG Encoder	24
Seidel, Peter-Michael	An FPGA Implementation of a Fully Verified Double Precision IEEE Floating-Point Adder	83
Senouci, Benaoumeur	Scalable Multi-FPGA Network-On-Chip Emulation Platform	54
Sezer, Sakir	Reconfigurable Motion Estimation Architecture for Multi-standard Video Compression	253
Shahbahrami, Asadollah	SIMD Vectorization of Histogram Functions	174
Shi, Feng	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
	The Design of a Novel Object Processor: OOMIPS	198
Silvano, Cristiina	Mapping and Topology Customization Approaches for Application-Specific STNoC Designs	61
Smith, Melissa C.	An Application Specific Memory Characterization Technique for Co-processor Accelerators	353
Srikanthan, Thambipillai	Estimating Area Costs of Custom Instructions for Design Exploration of FPGA-based Reconfigurable Processors	89
	Temperature-Aware Submesh Allocation Scheme for Heat Balancing on Chip-Multi-processors	228
Stamoulis, George I.	A Novel Low-Power Motion Estimation Design for H.264	247
Stefanov, Todor	Customizing Reconfigurable On-Chip Crossbar Scheduler	210



AUTHOR INDEX

Sun, Yihe	A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture	371
Takala, Jarmo	Robust Adders Based on Quantum-Dot Cellular Automata	391
Tavares, Marcos B. S.	A High-Throughput Programmable Decoder for LDPC Convolutional Codes	239
Thiele, Lothar	Windowed FIFOs for FPGA-based Multiprocessor Systems	36
Thomas, David B.	Automatic Generation and Optimisation of Reconfigurable Financial Monte-Carlo Simulations	168
Tsen, Charles	Hardware Design of a Binary Integer Decimal-based IEEE P754 Rounding Unit	115
Tumeo, Antonino	A Self Reconfigurable Implementation of the JPEG Encoder	24
Vassiliadis, Stamatis	Customizing Reconfigurable On-Chip Crossbar Scheduler	210
	SIMD Vectorization of Histogram Functions	174
	Reconfigurable Universal Adder	186
Vetter, Jeffrey S.	An Application Specific Memory Characterization Technique for Co-processor Accelerators	353
Villalba, Julio	Streaming on line addition	272
Vouzis, Panagiotis	LNS Subtraction Using Novel Cotransformation and/or Interpolation	107
Wang, Zuo	A Triplet Based Computer Architecture Supporting Parallel Object Computing	192
Wang, Wei-Ting	A Run-Time Reconfigurable Fabric for 3D Texture Filtering	180
Wilde, Doran K.	Computing Digit Selection Regions for Digit Recurrences	284
Wolinski, Christophe	Identification of Application Specific Instructions Based on Subgraph Isomorphism Constraints	328



AUTHOR INDEX

Wong, Stephan	A memcopy Hardware Accelerator Solution for Non Cache-line Aligned Copies	397
	Customizing Reconfigurable On-Chip Crossbar Scheduler	210
Yan, Xiaolang	An efficient SIMD architecture with parallel memory for 2D cosine transforms of video coding	260
Yi, Cedric X.	Hardware Acceleration for 3-D Radiation Dose Calculation	290
Zafarifar, Bahman	Real-time FPGA-implementation for blue-sky Detection	76
Zhang, Yanjun	A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture	371
Zhang, Zhao	An Efficient Hardware Support for Control Data Validation	409
Zheng, Yansong	GISP: A Transparent Superpage Support Framework for Linux	359
Zhou, Jie	FPGA SAR Processor with Optimal Window Memory Layout	95
Zhou, Bo	Hardware Acceleration for 3-D Radiation Dose Calculation	290
Zhou, Zhixiong	A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture	371
Zhu, Haibo	Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics	69
Zilic, Z.	Latency Reduction of Global Traffic in Wormhole-Routed Meshes Using Hierarchical Rings for Global Routing	302