

# A Ternary Content-Addressable Memory (TCAM) Based on 4T Static Storage and Including a Current-Race Sensing Scheme

Igor Arsovski, *Student Member, IEEE*, Trevis Chandler, *Student Member, IEEE*, and Ali Sheikholeslami, *Senior Member, IEEE*

**Abstract**—A  $256 \times 144$ -bit TCAM is designed in  $0.18\text{-}\mu\text{m}$  CMOS. The proposed TCAM cell uses 4T static storage for increased density. The proposed match-line (ML) sense scheme reduces power consumption by minimizing switching activity of search-lines and limiting voltage swing of MLs. The scheme achieves a match-time of 3 ns and operates at a minimum supply voltage of 1.2 V.

**Index Terms**—Associative memories, content-addressable memory (CAM), high density, low power, match-line sensing, storage, ternary.

## I. INTRODUCTION

CONTENT Addressable Memory (CAM) is an application specific memory that allows its entire contents to be searched within a single clock cycle. Binary CAM performs exact-match searches, while a more powerful Ternary CAM (TCAM) allows pattern matching with the use of “don’t cares.” Don’t cares act as wildcards during a search, and are particularly attractive for implementing longest-prefix-match searches in routing tables [1]. Dynamic storage of ternary data [2] requires refresh operation and an embedded DRAM process, while static storage of ternary data requires considerable layout area. This paper features: 1) a compact TCAM cell based on a novel 4T static storage cell and 2) a match sensing scheme that increases speed and reduces power consumption by limiting the voltage swing of the match-lines (MLs) and minimizing the switching activity of the search-lines (SLs).

## II. TCAM CELL

Fig. 1 highlights an asymmetric 4T cell which is the basic storage element in the TCAM. Unlike the loadless 4T SRAM cell previously reported [3], the proposed asymmetrical arrangement provides a hard node, “H,” that stores a rail-to-rail logic signal and is well-suited for interrogation by the NAND compare circuit. Two such cells, plus two NAND compare circuits, are used to form the TCAM cell. The cell layout occupies  $17.54\ \mu\text{m}^2$ , the same area as previously reported for a “binary” CAM cell [4], providing the ternary implementation at no extra cost.

Writing to a cell consists of applying data to the bit-line (BL), followed by pulsing the word-line (WL). When the cell is idle, or being searched, the BL is held low at VSS. A “1” stored at node





Fig. 1. Ternary content-addressable memory cell. (a) Schematic. (b) Layout.

“S” is maintained by the turned-on PMOS. A “0” stored at node “S” is maintained by the sub-threshold leakage current of the NMOS ( $I_{\text{off}-n}$ ), which is larger than that of the PMOS ( $I_{\text{off}-p}$ ). Fig. 2 shows the simulation results confirming that  $I_{\text{off}-n}$  is generally larger than  $I_{\text{off}-p}$  except in the slow-NMOS process corners. To maintain  $I_{\text{off}-n} \gg I_{\text{off}-p}$  over all process corners, an off-chip-generated bias voltage of 0.2 V ( $V_{\text{WLB}} = 200\ \text{mV}$ ) is

Manuscript received April 2, 2002; revised June 27, 2002. This work was supported by the Natural Sciences and Engineering Research Council of Canada (NSERC).

The authors are with the University of Toronto, Toronto, ON M5S 3G4, Canada (e-mail: arsovsk@eecg.utoronto.ca).

Digital Object Identifier 10.1109/JSSC.2002.806264




Fig. 2. Comparison of NMOS and PMOS sub-threshold currents over various process corners  $V_{DS}(\text{NMOS}) = 0.05 \text{ V}$ ,  $V_{DS}(\text{PMOS}) = 1.8 \text{ V}$ .




Fig. 3. Worst-case  $I_n$  and  $I_p$  versus  $V_s$  for four values of  $V_{WLb}$ .

applied to all the inactive WLs. Further simulations (not shown) confirm that with  $V_{WLb} = 200 \text{ mV}$ ,  $I_{\text{off-n}} \gg I_{\text{off-p}}$  over a temperature range of  $0^\circ\text{C}$ – $75^\circ\text{C}$ , ensuring proper cell operation. A temperature-and-process-tracking  $V_{WLb}$  can be generated using an on-chip replica bias circuitry [5]. However, for test purposes, we rely only on an off-chip  $V_{WLb}$ .

To verify the worst-case (slow NMOS, fast PMOS) cell stability, we have simulated (as shown in Fig. 3) the NMOS and PMOS currents ( $I_n$  and  $I_p$ ) as functions of the soft node voltage ( $V_s$ ) for a set of four values of  $V_{WLb}$ . The steady-state stable points for a stored “0” and a stored “1” are marked in the figure at the far ends of the  $V_s$  axis. A stored “1” is stable with a relatively large noise margin (about  $0.9 \text{ V}$ ), independent of  $V_{WLb}$ . A stored “0” is stable only if  $V_{WLb}$  is larger than  $130 \text{ mV}$ . In fact, at  $V_{WLb} = 200 \text{ mV}$  there is a noise margin of  $0.6 \text{ V}$  for  $V_s$ . A higher  $V_{WLb}$  would increase the “0” noise margin at the cost of increased static power dissipation of the memory array.




Fig. 4. Measurement results. Cell failures and total static power dissipation versus WL bias voltage.

The test chip measurement results, shown in Fig. 4, depict the percentage of cell failures and the total static power dissipation as functions of  $V_{WLb}$ . All the cells in the memory array reliably store a “0” at  $V_{WLb} > 41 \text{ mV}$ , which is far below the worst-case simulated value of  $130 \text{ mV}$ . The measured power dissipation includes contributions from both the memory array and test circuits on the chip. Test results show that the power dissipation of the memory array increases substantially for  $V_{WLb}$  larger than  $200 \text{ mV}$ . Combining the measurement results of Fig. 4 with the worst-case simulation results of Fig. 3, results in an  $V_{WLb}$  optimum range of  $130$ – $200 \text{ mV}$ . This range ensures a noise margin above  $0.5 \text{ V}$  and a memory array power dissipation of less than  $470 \mu\text{W}$ .

### III. CURRENT-RACE SENSING SCHEME

The search operation consists of comparing the data applied to the search-lines (SL) with the data stored in the memory cells through the NAND compare transistors (Fig. 1). Exact-matching is implemented by storing and subsequently searching for complementary data on the two “H” nodes in each TCAM cell. Pattern matching is implemented by using local and global masking. Local masking is implemented by storing “0” on both “H” nodes of an individual TCAM cell. Global masking is implemented by searching for “00” on a pair of SLs.

Prior to a search, the match-lines (ML) are reset to ground and the match-sense nodes of the sense amplifiers are precharged to VDD by asserting MLRST as shown in Fig. 5. Also during MLRST, the new search data is applied to the SLs. Next, by activating MLEN, the current sources attached to each ML begin charging the MLs. Since a path to ground is created by any unmasked mismatch between the 144-bit search and stored data, a ML with no mismatch (i.e., a full match) experiences a charge-up at a higher rate compared to any ML with at least one mismatch. A dummy ML (DML) is also included which is identical to a ML with no mismatch. During the ML charge-up






Fig. 7. Sub-threshold currents (a) when BL is held low and (b) when BL is held high.




Fig. 8. Chip micrograph.

CAMs achieve a match-time of close to 3 ns. However, this work achieves this match-time for a 144-bit-long ML as opposed to only 20 bit-long ML of the previous work.

## V. DISCUSSION

A constraint with the use of the asymmetric 4T static storage cell is that the BL must not remain high for large periods of time. The BL is used to both write to a cell, and act as a ground to maintain stored data. Referring to Fig. 7(a), a “0” stored at node “S” relies on  $I_{\text{off}-n}$  to sink charge sourced by  $I_{\text{off}-p}$  through the grounded BLs. However, when writing a “1” to a neighboring cell in an adjacent row, the BL is high, reversing the direction of  $I_{\text{off}-n}$ , hence helping  $I_{\text{off}-p}$  with charging up node “S” [see Fig. 7(b)], a phenomenon that could flip a stored “0” to a “1.” Our measurement results indicate that a stored “0” will flip to

a “1” if the BLs stay high for more than 10  $\mu\text{s}$ . However, since  $I_{\text{off}-n} \gg I_{\text{off}-p}$ , a stored “0” is retained reliably if the BL is reset to ground at the end of every cycle.

In the test chip, SL and  $\overline{\text{SL}}$  control the bottom transistors while the stored data control the top transistors of the NAND compare circuits, as shown in Fig. 1(a). This choice results in a data-dependent ML capacitance, and hence a deviation from the data-independent capacitance of the DML. Nevertheless, the variable delay of the MLOFF signal in the ML sensing scheme allows correct matching for all ternary data patterns. To make the ML capacitance data-independent, similar to that of the DML, the search lines and the stored data must be swapped in their connections to the NAND compare circuits.

## VI. CONCLUSION

The test chip shown in Fig. 8 demonstrates successful operation of the proposed TCAM cell and the ML sense amplifier. The TCAM cell achieves increased density in an all-logic 0.18- $\mu\text{m}$  CMOS technology. The current-race sensing scheme achieves a 3-ns match-time and reduces power consumption by limiting ML voltage swing to 960 mV and by reducing the SL switching activity by 50%. The test chip remains fully functional at a minimum supply voltage of 1.2 V.

## ACKNOWLEDGMENT

The authors would like to thank Mosaid Technologies Inc., Kanata, Canada, for contributions to this work: R. Mackenzie and D. Haerle for valuable suggestions and comments, D. Foss and A. Roth for the initial idea of the cell, P. Gillingham and D. Perry for the initial idea of match-line sensing scheme, and R. Colbeck and T. Wojcicki for their encouragement and support. They would also like to thank Canadian Microelectronics Corporation (CMC) for fabrication.

## REFERENCES

- [1] M. Kobayashi, T. Murase, and A. Kuriyama, “A longest prefix match search engine for multi-gigabit IP processing,” in *Proc. IEEE Int. Conf. Communications*, vol. 3, June 2000, pp. 1360–1364.
- [2] V. Lines, A. Ahmed, P. Ma, S. Ma, R. McKenzie, H. Kim, and C. Mar, “66 MHz 2.3 M ternary dynamic content addressable memory,” in *Proc. IEEE Int. Workshop Memory Technology Design and Testing*, Aug. 2000, pp. 101–105.
- [3] K. Noda, K. Matsui, K. Tokashiki, K. Takeda, and N. Nakamura, “A loadless CMOS four-transistor SRAM cell in a 0.18- $\mu\text{m}$  logic technology,” *IEEE Trans. Electron. Devices*, vol. 48, pp. 2851–2855, Dec. 2001.
- [4] P. Lin and J. Kuo, “A 1-V 128-kb four-way set-associative CMOS cache memory using wordline-oriented tag-compare (WLOTC) structure with the content-addressable-memory (CAM) 10-transistor tag cell,” *IEEE J. Solid-State Circuits*, vol. 36, pp. 666–676, Apr. 2001.
- [5] K. Takeda *et al.*, “A 16-Mb 400 MHz loadless CMOS four-transistor SRAM macro,” *IEEE J. Solid-State Circuits*, vol. 35, pp. 1631–1640, Nov. 2000.