Raoul F. Badaoui
ABSTRACT
This paper presents a high-level language MSL, for the specification of parameterized, topology-specific circuit extractors. Upon compilation, the MSL program yields an executable module which generates the extracted circuit containing parasitics, passive and active devices when given specific sizes. In contrast to traditional post-layout extraction, this is done without ever generating a layout. We call this pre-layout extraction. Pre-layout extraction is much faster than post-layout extraction and is highly suited for use in layout-aware circuit sizing programs. MSL can also be used for the specification of parameterized layout generators. Thus, although a concrete layout is never generated during pre-extraction, the extracted circuit is very much influenced by the symbolic placement and routing specified in the layout generation part of the MSL program. This ensures that the pre-layout extraction process yields the same results as post-layout extraction. Being a high-level language based approach, users can tune pre-layout extraction to a desired level of accuracy by modeling selected parasitics and ignoring others. This ability helps further speed up the circuit sizing process up to a factor varying from 2.5 to 4.5 compared to layout-inclusive synthesis methodologies.
- A. Agarwal, H. Sampath, V. Yelamanchili, and R. Vemuri. Accurate estimation of parasitic capacitances in analog circuits. In Proc. of IEEE/ACM DATE Conf., February 2004. Google Scholar
Digital Library
- U. Choudhury and A. Sangiovanni-Vincentelli. Constraint generation for routing analog circuits. In 27th ACM/IEEE Design Automation Conference, pages 561--566, 1990. Google ScholarDigital Library
- M. Dessouky, M.-M. Lourat, and J. Porte. Layout-oriented synthesis of high performance analog circuits. In Proc. of IEEE/ACM DATE, pages 53--57. ACM Press, 2000. Google ScholarDigital Library
- K. Lampaert, G. Gielen, and W. Sansen. Analog routing for manufacturability. In IEEE Custom Integrated Circuits Conference, pages 175--178, 1996.Google ScholarCross Ref
- K. Lampaert, G. Gielen, and W. Sansen. Analog Layout Generation for Performance and Manufacturability. Kluwer, 1999.Google ScholarCross Ref
- E. Malavasi, U. Choudhury, and A. Sangiovanni-Vincentelli. A routing methodology for analog integrated circuits. In Proc. IEEE ICCAD, pages 202--205, November 1990.Google ScholarCross Ref
- E. Malavasi and A. Sangiovanni-Vincentelli. Area routing for analog layout. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(8):1186--1197, August 1993.Google ScholarDigital Library
- M. Ranjan, W. Verhaegen, A. Agarwal, H. Sampath, G. Gielen, and R. Vemuri. Fast layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models. In Proc. of IEEE/ACM DATE, February 2004. Google ScholarDigital Library
- H. Onodera et.al. Operational amplifier compilation with performance optimization. IEEE JSSC, 25(2):466--473, April 1990.Google Scholar
- H. Sampath and R. Vemuri. MSL: A high-level language for parameterized analog and mixed-signal layout generators. In Proc. of IFIP 12th International Conference on VLSI, March 2003.Google Scholar
- P. Vancorenland, G. V. der Plas, M. Steyaert, G. Gielen, and W. Sansen. A layout-aware synthesis methodology for rf circuits. In Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, pages 358--362. IEEE Press, 2001. Google ScholarDigital Library
Index Terms
- A high level language for pre-layout extraction in parasite-aware analog circuit synthesis
Recommendations
Layout-aware synthesis of arithmetic circuits
DAC '02: Proceedings of the 39th annual Design Automation ConferenceIn deep sub-micron (DSM) technology, wires are equally or more important than logic components since wire-related problems such as crosstalk, noise are much critical in system-on-chip (SoC) design. Recently, a method [12] for generating a partial ...
Template-driven parasitic-aware optimization of analog integrated circuit layouts
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceLayout parasitics have great impact on analog circuit performance. This paper presents an algorithm for explicit parasitic control during layout retargeting of analog integrated circuits. In order to ensure desired circuit performance, bounds on layout ...
Comments