Dinesh C. Suresh
ABSTRACT
Reducing the power consumption of computing devices has gained a lot of attention recently. Many research works have focused on reducing power consumption in the off-chip buses as they consume a significant amount of total power. Since the bus power consumption is proportional to the switching activity, reducing the bus switching is an effective way to reduce bus power. While numerous techniques exist for reducing bus power in address buses, only a handful of techniques have been proposed for data-bus power reduction, where Frequent Value Encoding (FVE) is the best existing scheme to reduce the transition activity on the data buses.In this paper, we propose improved frequent value data-bus encoding techniques aimed at reducing more switching activity and hence, more power consumption. We propose three new schemes and five new variations to exploit bit-wise temporal and spatial locality in the data bus values. Our technique does not use additional external control signal and captures bit-wise locality to efficiently encode data values. For all the embedded and SPEC applications we tested, the overall average switching reduction is 53% over unencoded data and 11% more than the conventional FVE scheme.
- K. Basu, A. Choudhary, J. Pisharath, M. Kandemir, "Power Protocol: Reducing Power Dissipation on Off-Chip Data Buses", 35th Annual IEEE/ACM International Symposium on Micro-architecture (MICRO-35), Istanbul, Turkey, November 2002. Google Scholar
Digital Library
- L. Benini, A. Macci, E. Macii, M. Poncino, and R. Scarsi, "Architectures and synthesis algorithms for power-efficient bus interfaces," IEEE Transactions on Computer Aided Design of Circuits and Systems, vol.19, no.9, Sept. 2000. Google ScholarDigital Library
- L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems," Great Lakes VLSI Symposium, pp. 77--82 Urbana IL, March 13-15, 1997. Google ScholarDigital Library
- L. Benini, A. Macii, E. Macii, M. Poncino, and R. Scarsi, "Synthesis of Low-Overhead Interfaces for Power-Efficient Communication Over Wide Buses," ACM/IEEE Design Automation Conference, pages 128--133, 1999. Google ScholarDigital Library
- D. Burger and T. M. Austin. "The SimpleScalar Tool Set, Version 2.0. Technical report", University of Wisconsin-Madison Computer Science Department, 1997.Google Scholar
- J.H. Chern, J. Jurang, L. Arledge, P. Li and P. Yang, "Multilevel Metal Capacitance Models for CAD Design Synthesis Systems", IEEE Electron Device Letters, Vol13, pp.32--34, January 1992.Google Scholar
- T. Givargis, F. Vahid "Interface Exploration for Reduced Power in Core-Based Systems", International Symposium on System Synthesis, December 1998. Google ScholarDigital Library
- T. Givargis, D. Eppstein, "Reference Caching Using Unit Distance Redundant Codes for Activity Redcution on Address Buses", International Workshop on Embedded System Hardware/Software Codesign (ESCODES), San Jose, September 2002.Google Scholar
- C. Lee, M. Potkonjak, and W. Mangione-Smith, "MediaBench: a tool for evaluating and synthesizing multimedia and communications systems", In International Symposium on Microarchitecture, pages 330--335, 1997. Google ScholarDigital Library
- T. Lv, J. Henkel, H. Lekatsas, W. Wolf, "An Adaptive Dictionary Encoding Scheme for SOC Data Buses", DATE02, Paris France, Mar 2002. Google ScholarDigital Library
- G. Memik, W. H. Mangione Smith, and W. Hu, "NetBench: A Benchmarking suite for Netwokr Processors", In International Conference on Computer Aided Design (ICCAD), pp 39--42, Nov2001, San Jose, CA. Google ScholarDigital Library
- "National Technology Roadmap for Semiconductors". Semiconductor Industry Association, 2001.Google Scholar
- A. Raghunathan, N.K. Jha, S.Dey, "High-level Power Analysis and Optimization", Kluwer Academic Publishers, Norwell, MA, 1998. Google ScholarDigital Library
- M. R. Stan. and Burleson,W. P., "Bus-invert coding for low-power I/O," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pages 49--58, Vol. 3, 1995. Google ScholarDigital Library
- N.H.E. Weste, K. Eshraghian. "Principles of CMOS VLSI Design". Addison Wesley, 1998. Google ScholarDigital Library
- J. Yang, R. Gupta, "FV Encoding for Low-Power Data I/O," ACM/IEEE International Symposium on Low Power Electronic Design, pages 84--87, 2001. Google ScholarDigital Library
- Y. Zhang, J. Yang, R. Gupta, "Frequent Value Locality and Value-Centric Data Cache Design," ACM The Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 150--159, 2000. Google ScholarDigital Library
Index Terms
- Power efficient encoding techniques for off-chip data buses
Recommendations
Energy-efficient encoding techniques for off-chip data buses
Reducing the power consumption of computing devices has gained a lot of attention recently. Many research works have focused on reducing power consumption in the off-chip buses as they consume a significant amount of total power. Since the bus power ...
Efficient power reduction techniques for time multiplexed address buses
ISSS '02: Proceedings of the 15th international symposium on System SynthesisWe address the problem of reducing power dissipation on the time multiplexed address buses employed by contemporary DRAMs in SOC designs. We propose address encoding techniques to reduce the transition activity on the time-multiplexed address buses and ...
Comments