Amitava Bhaduri
ABSTRACT
An underdamped signal response with a number of overshoots and undershoots may lead to false switching and increased settling time delay. This 'ringing' effect adversely affects the signal quality at the output and becomes a source of major concern at multi-GHz frequencies, as the self and mutual inductance of interconnects start playing a crucial role in the performance of a circuit. Reduction in wire length or minimization of coupling capacitance, the stronghold in many earlier routing techniques, may produce a routing solution suitable only at sub-GHz frequencies. In this paper, we propose a routing methodology that accounts for inductive and capacitive parasitics (self and mutual) of the interconnects in its cost function through a combination of second and third order central moments. A trade-off between signal delay and amount of ringing, quantified by second and third order central moments respectively, has been made, which generates a routing solution with the best compromise between ringing and delay for each net under a monotone signal response.
- R. Kastner, E. Bozorgzadeh and M. Sarrafzadeh. Coupling Aware Routing. In International ASIC/SOC Conference, pages 392--396, 2000.Google Scholar
- R. M. Smey, B. Swartz and P H. Madden. Crosstalk Reduction in Area Routing. In Design Automation and Test in Europe Conference, pages 862--867, 2003. Google ScholarDigital Library
- R. Kastner, E. Bozorgzadeh and M. Sarrafzadeh. Predictable Routing. In International Conference on Computer Aided Design, pages 110--113, 2000. Google ScholarDigital Library
- R. T. Hadsell and P. M. Madden. Improved Global Routing through Congestion Estimation. In Design Automation Conference, pages 28--31, 2003. Google ScholarDigital Library
- J. Cong and P. Madden. Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs. In Design Automation Conference, pages 356--361, 1998. Google ScholarDigital Library
- T. Ho et al. A Fast Crosstalk- and Performance-Driven Multilevel Routing System. In International Conference on Computer Aided Design, pages 382--387, 2003. Google ScholarDigital Library
- J. Lillis et al. New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing. In Design Automation Conference, pages 395--400, 1996. Google ScholarDigital Library
- S. Hur, A. Jagannathan and J. Lillis. Timing-Driven Maze Routing. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 234--241, 2000. Google ScholarDigital Library
- J. Hu and S. Sapatnekar. A Timing-Constrained Simultaneous Global Routing Algorithm. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 1025--1036, 2002. Google ScholarDigital Library
- J. Cong, C. Koh and P. Maddden. Interconnect Layout Optimization Under Higher Order RLC Model for MCM Designs. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 1455--1463, 2001. Google ScholarDigital Library
- R. Gupta, B. Krauter, L. T. Pileggi. Transmission Line Synthesis via Constrained Multivariable Optimization. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 6--19, 1997. Google ScholarDigital Library
- C. K. Cheng, J. Lillis, S. Lin and N. Chang. Interconnect Analysis and Synthesis. John Wiley & Sons, Inc, 2000.Google Scholar
- H. B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.Google Scholar
- S. H. Hall, G. W. Hall and J. A. McCall. High-Speed Digital System Design. John Wiley & Sons, Inc, 2000. Google ScholarDigital Library
- X. Qi et al. On-Chip Inductance Modeling and RLC Extraction of VLSI Interconnects for Circuit Simulation. In Custom Integrated Circuits Conference, pages 487--490, 2000.Google Scholar
- M. Xu, L. He. An Efficient Model for Frequency-Dependent On-Chip Inductance. In Great Lakes Symposium on VLSI, 2001. Google ScholarDigital Library
- M. Borah et al. An edge-based heuristic for Steiner routing. In Tran. on Computer-Aided Design of Integrated Circuits and Systems, pages 1563--1568, 1994.Google ScholarDigital Library
Index Terms
- Moment-driven coupling-aware routing methodology
Recommendations
Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching
Special Section on New Physical Design Techniques for the Next Generation Integration Technology and Regular PapersThe FinFET technology is regarded as a better alternative for modern high-performance and low-power integrated-circuit design due to more effective channel control and lower power consumption. However, the gate-misalignment problem resulting from ...
Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceCapacitance-ratio mismatch in a switched-capacitor circuit could significantly degrade circuit performance. In the nanometer era, the parasitic effects and lengths of interconnects both have significant impacts on the capacitance ratio. This paper ...
Reliability-Driven Power/Ground Routing for Analog ICs
Electromigration and voltage drop (IR-drop) are two major reliability issues in modern IC design. Electromigration gradually creates permanently open or short circuits due to excessive current densities; IR-drop causes insufficient power supply, thus ...
Comments