

2020 Index

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Vol. 28

This index covers all technical items—papers, correspondence, reviews, etc.—that appeared in this periodical during 2020, and items from previous years that were commented upon or corrected in 2020. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

AUTHOR INDEX

A

- Abdallah, A.B.**, *see* Dang, K.N., *TVLSI March 2020 672-685*
- Abuelli, A.**, *see* Jayasankaran, N.G., *TVLSI Oct. 2020 2157-2170*
- Acharyya, A.**, *see* Kalanadhabhatta, S., *TVLSI July 2020 1740-1744*
- Adetomi, A.**, Enemali, G., and Arslan, T., Enabling Dynamic Communication for Runtime Circuit Relocation; *TVLSI Jan. 2020 142-155*
- Adhaduk, J.**, *see* Kumar, B., *TVLSI April 2020 1002-1015*
- Afzali-Kusha, A.**, *see* Bank-Tavakoli, E., *TVLSI March 2020 838-842*
- Afzali-Kusha, A.**, *see* Vahdat, S., *TVLSI July 2020 1578-1588*
- Afzali-Kusha, A.**, *see* Soltani, M., *TVLSI Jan. 2020 287-291*
- Afzali-Kusha, A.**, *see* Yarmand, R., *TVLSI Jan. 2020 273-286*
- Afzali-Kusha, H.**, Vaeztourshizi, M., Kamal, M., and Pedram, M., Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling; *TVLSI May 2020 1207-1220*
- Agarwal, M.**, *see* Kandpal, J., *TVLSI June 2020 1413-1422*
- Aghassi-Hagmann, J.**, *see* Erozan, A.T., *TVLSI June 2020 1496-1504*
- Aghassi-Hagmann, J.**, *see* Erozan, A.T., *TVLSI June 2020 1485-1495*
- Aghassi-Hagmann, J.**, *see* Erozan, A.T., *TVLSI Nov. 2020 2448-2458*
- Agnesina, A.**, Yamaguchi, J., Krutzik, C., Carson, J., Yang-Scharlotta, J., and Lim, S.K., A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications; *TVLSI Sept. 2020 2055-2068*
- Agrawal, A.**, Chakraborty, I., Roy, D., Saxena, U., Sharmin, S., Koo, M., Shim, Y., Srinivasan, G., Liyanagedera, C., Sengupta, A., and Roy, K., Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies; *TVLSI Dec. 2020 2481-2494*
- Ahmad, W.**, *see* Zahir, A., *TVLSI Dec. 2020 2726-2730*
- Ahmed, A.B.**, *see* Dang, K.N., *TVLSI March 2020 672-685*
- Ahmed, I.**, Shen, L.L., and Betz, V., Optimizing FPGA Logic Circuitry for Variable Voltage Supplies; *TVLSI April 2020 890-903*
- Ahn, H.K.**, *see* Park, H.K., *TVLSI Dec. 2020 2650-2657*
- Ahosan Ul Karim, M.**, *see* Mann, R.W., *TVLSI May 2020 1341-1344*
- Al-Dujaili, A.**, *see* Ioannou, L., *TVLSI June 2020 1392-1402*
- Alhaj Ali, K.**, Rizk, M., Baghdadi, A., Diguët, J., Jomaah, J., Onizawa, N., and Hanyu, T., Memristive Computational Memory Using Memristor Overwrite Logic (MOL); *TVLSI Nov. 2020 2370-2382*
- Ali, Z.**, *see* Paliwal, P., *TVLSI March 2020 714-725*
- Alioto, M.**, *see* Jain, S., *TVLSI March 2020 777-790*
- Alioto, M.**, Editorial on the Conclusion of the 2020 Editorial Year—The Climactic Finale of a Peculiar Year; *TVLSI Dec. 2020 2479-2480*
- Alioto, M.**, Editorial on the Opening of the New Editorial Year—The State of the IEEE Transactions on Very Large Scale Integration (VLSI) Systems; *TVLSI Jan. 2020 1-2*
- Allen, S.**, *see* Dhanuskodi, S.N., *TVLSI Aug. 2020 1807-1820*
- Amano, H.**, *see* Kojima, T., *TVLSI Nov. 2020 2383-2396*

- An, M.**, *see* Dong, H., *TVLSI Sept. 2020 2014-2027*
- An, Q.**, *see* Bai, K., *TVLSI Jan. 2020 62-75*
- Anderson, J.**, *see* Murray, K.E., *TVLSI June 2020 1378-1391*
- Ansari, M.S.**, Mrazek, V., Cockburn, B.F., Sekanina, L., Vasicek, Z., and Han, J., Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers; *TVLSI Feb. 2020 317-328*
- Anumandla, K.K.**, *see* Kalanadhabhatta, S., *TVLSI July 2020 1740-1744*
- Aranda, L.A.**, Sanchez-Macian, A., and Maestro, J.A., An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform; *TVLSI May 2020 1336-1340*
- Arslan, T.**, *see* Adetomi, A., *TVLSI Jan. 2020 142-155*
- Asanovic, K.**, *see* Wright, J.C., *TVLSI Dec. 2020 2721-2725*
- Asif, M.**, Guo, X., Hu, A., and Miao, J., An FPGA-Based 1-GHz, 128×128 Cross-Correlator for Aperture Synthesis Imaging; *TVLSI Jan. 2020 129-141*
- Assuncao, M.**, *see* Silva-Pereira, M., *TVLSI May 2020 1292-1301*
- Atienza, D.**, *see* Duch, L., *TVLSI Oct. 2020 2122-2133*
- Aunet, S.**, *see* Late, E., *TVLSI Oct. 2020 2223-2227*
- Azizian, S.**, *see* Fathi, A., *TVLSI June 2020 1403-1412*

B

- Ba, N.L.**, *see* Le, V.L., *TVLSI Aug. 2020 1909-1919*
- Baek, K.**, *see* Le, V.L., *TVLSI Aug. 2020 1909-1919*
- Baghdadi, A.**, *see* Alhaj Ali, K., *TVLSI Nov. 2020 2370-2382*
- Baghini, M.S.**, *see* Somappa, L., *TVLSI Aug. 2020 1920-1924*
- Bahadori, M.**, and Jarvinen, K., A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption; *TVLSI Oct. 2020 2182-2195*
- Bahar, A.N.**, and Wahid, K.A., Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata; *TVLSI Dec. 2020 2530-2539*
- Bai, K.**, An, Q., Liu, L., and Yi, Y., A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses; *TVLSI Jan. 2020 62-75*
- Bailey, S.**, *see* Wright, J.C., *TVLSI Dec. 2020 2721-2725*
- Bailey, T.J.**, Ford, A.J., Barve, S., Wells, J., and Jha, R., Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor; *TVLSI Nov. 2020 2410-2423*
- Bal, A.**, *see* Sanyal, S., *TVLSI Feb. 2020 456-466*
- Balaji, A.**, Das, A., Wu, Y., Huynh, K., Dell'Anna, F.G., Indiveri, G., Krichmar, J.L., Dutt, N.D., Schaafsma, S., and Catthoor, F., Mapping Spiking Neural Networks to Neuromorphic Hardware; *TVLSI Jan. 2020 76-86*
- Banerjee, G.**, *see* Raja, I., *TVLSI Oct. 2020 2109-2121*
- Banerjee, S.**, Chaudhuri, A., and Chakrabarty, K., Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs; *TVLSI June 2020 1513-1526*
- Banerjee, S.**, *see* Sarkar, A., *TVLSI Dec. 2020 2598-2611*
- Bank-Tavakoli, E.**, Ghasemzadeh, S.A., Kamal, M., Afzali-Kusha, A., and Pedram, M., POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator; *TVLSI March 2020 838-842*
- Barker, M.**, *see* Wang, Z., *TVLSI Aug. 2020 1821-1832*
- Barve, S.**, *see* Bailey, T.J., *TVLSI Nov. 2020 2410-2423*
- Basu, A.**, *see* Kar, B., *TVLSI Dec. 2020 2518-2529*
- Basu, K.**, *see* Kumar, B., *TVLSI April 2020 1002-1015*
- Basu, P.**, *see* Sanyal, S., *TVLSI Feb. 2020 456-466*
- Basu, P.**, *see* Pandey, P., *TVLSI July 2020 1557-1566*
- Bavandpour, M.**, Sahay, S., Mahmoodi, M.R., and Strukov, D., Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling; *TVLSI March 2020 823-827*
- Bazargan, K.**, *see* Wang, Z., *TVLSI Aug. 2020 1821-1832*

- Beitollahi, H.**, see Farahani, A.A.D., *TVLSI Dec. 2020 2509-2517*
- Belyaev, E.**, see Chen, B., *TVLSI May 2020 1326-1330*
- Ben Dodo, S.**, Bishnoi, R., and Tahoori, M.B., Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks; *TVLSI Jan. 2020 263-272*
- Benini, L.**, see Cavalcante, M., *TVLSI Feb. 2020 530-543*
- Betz, V.**, see Ahmed, I., *TVLSI April 2020 890-903*
- Betz, V.**, see Murray, K.E., *TVLSI June 2020 1378-1391*
- Bhunia, S.**, see Shylendra, A., *TVLSI Aug. 2020 1833-1843*
- Bishnoi, R.**, see Erozan, A.T., *TVLSI June 2020 1496-1504*
- Bishnoi, R.**, see Erozan, A.T., *TVLSI June 2020 1485-1495*
- Bishnoi, R.**, see Ben Dodo, S., *TVLSI Jan. 2020 263-272*
- Biswas, R.**, see Sinha Roy, A., *TVLSI April 2020 876-889*
- Biswas, S.**, see Das, S., *TVLSI April 2020 1016-1029*
- Boland, D.**, see Faraone, J., *TVLSI Jan. 2020 115-128*
- Bonetti, A.**, Golman, R., Giterman, R., Teman, A., and Burg, A., Gain-Cell Embedded DRAMs: Modeling and Design Space; *TVLSI March 2020 646-659*
- Bose, S.K.**, see Kar, B., *TVLSI Dec. 2020 2518-2529*
- Botero, U.**, see Stern, A., *TVLSI Feb. 2020 363-375*
- Braojos, R.**, see Duch, L., *TVLSI Oct. 2020 2122-2133*
- Brewer, F.**, see Mukim, P., *TVLSI May 2020 1242-1255*
- Buckwalter, J.F.**, see Mukim, P., *TVLSI May 2020 1242-1255*
- Burg, A.**, see Bonetti, A., *TVLSI March 2020 646-659*

C

- Caldinhas Vaz, J.**, see Silva-Pereira, M., *TVLSI May 2020 1292-1301*
- Cao, X.**, see Mann, R.W., *TVLSI May 2020 1341-1344*
- Cao, Y.**, see Zhao, Q., *TVLSI June 2020 1449-1460*
- Carson, J.**, see Agnesina, A., *TVLSI Sept. 2020 2055-2068*
- Carter, R.**, see Mann, R.W., *TVLSI May 2020 1341-1344*
- Catthoor, F.**, see Balaji, A., *TVLSI Jan. 2020 76-86*
- Catthoor, F.**, see Duch, L., *TVLSI Oct. 2020 2122-2133*
- Cavalcante, M.**, Schuiki, F., Zaruba, F., Schaffner, M., and Benini, L., Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI; *TVLSI Feb. 2020 530-543*
- Chakrabarti, I.**, see Kalipatnapu, S., *TVLSI May 2020 1283-1291*
- Chakrabarty, K.**, see Liang, T., *TVLSI May 2020 1269-1282*
- Chakrabarty, K.**, see Banerjee, S., *TVLSI June 2020 1513-1526*
- Chakraborty, A.**, see Datta, P., *TVLSI Dec. 2020 2584-2597*
- Chakraborty, I.**, see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
- Chakraborty, K.**, see Sanyal, S., *TVLSI Feb. 2020 456-466*
- Chakraborty, K.**, see Pandey, P., *TVLSI July 2020 1557-1566*
- Chan, H.**, see Lopez, H., *TVLSI April 2020 926-939*
- Chan, P.K.**, see Wang, D., *TVLSI Feb. 2020 390-402*
- Chandrasekaran, S.T.**, see Danesh, M., *TVLSI Nov. 2020 2280-2289*
- Chang, C.**, see Zhao, Q., *TVLSI June 2020 1449-1460*
- Chang, C.**, and Chen, W., Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System; *TVLSI Jan. 2020 292-296*
- Chang, K.**, see Chen, C., *TVLSI April 2020 1094-1098*
- Chao, K.**, see Wang, C., *TVLSI Sept. 2020 2069-2073*
- Chatterjee, A.**, see Musavvir, S., *TVLSI March 2020 686-699*
- Chaudhuri, A.**, see Banerjee, S., *TVLSI June 2020 1513-1526*
- Chekuri, V.C.K.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Chen, B.**, see Lai, B., *TVLSI March 2020 660-671*
- Chen, B.**, see Lai, B., *TVLSI March 2020 660-671*
- Chen, B.**, Liu, K., and Belyaev, E., An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window; *TVLSI May 2020 1326-1330*
- Chen, C.**, see Zhang, R., *TVLSI March 2020 620-633*
- Chen, C.**, Hwang, C., and Chang, K., All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion; *TVLSI April 2020 1094-1098*

- Chen, C.**, Fang, W., and Chu, Y., All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability; *TVLSI Sept. 2020 2079-2083*
- Chen, C.**, see Chen, C., *TVLSI Sept. 2020 2079-2083*
- Chen, C.**, see Cheng, H., *TVLSI Dec. 2020 2612-2622*
- Chen, H.**, see Xie, C., *TVLSI July 2020 1652-1664*
- Chen, J.**, see Zhao, Q., *TVLSI March 2020 848-852*
- Chen, J.**, see Lin, Z., *TVLSI March 2020 607-619*
- Chen, J.**, see Lin, Z., *TVLSI May 2020 1316-1320*
- Chen, J.**, see Chen, P., *TVLSI Nov. 2020 2233-2242*
- Chen, L.**, Tan, S.X., Sun, Z., Peng, S., Tang, M., and Mao, J., Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires; *TVLSI Feb. 2020 421-432*
- Chen, P.**, Lan, J., Wang, R., My Qui, N., Marquez, J.C.J.S., Kajihara, S., and Miyake, Y., High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters; *TVLSI April 2020 904-913*
- Chen, P.**, Chen, Y., Marquez, J.C.J.S., Wang, R., Chen, J., and Hwang, Y., Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching; *TVLSI Nov. 2020 2233-2242*
- Chen, Q.**, Huang, Y., Sun, R., Song, W., Lu, Z., Fu, Y., and Li, L., An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective; *TVLSI June 2020 1540-1544*
- Chen, W.**, see Lin, Y., *TVLSI March 2020 791-804*
- Chen, W.**, see Chang, C., *TVLSI Jan. 2020 292-296*
- Chen, Y.**, see Chen, P., *TVLSI Nov. 2020 2233-2242*
- Chen, Y.**, Lu, L., Kim, B., and Kim, T.T., Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory; *TVLSI Dec. 2020 2636-2649*
- Chen, Z.**, see Deng, W., *TVLSI Oct. 2020 2089-2098*
- Cheng, G.**, see Li, Z., *TVLSI Nov. 2020 2243-2256*
- Cheng, H.**, Chen, C., Shen, C., and Huang, Y., The Configurable Hybrid Pre-coding Processor for Bit-Stream-Based mmWave MIMO Systems; *TVLSI Dec. 2020 2612-2622*
- Cheng, L.**, see Pan, D., *TVLSI Jan. 2020 243-251*
- Cheng, X.**, see Han, Y., *TVLSI April 2020 1089-1093*
- Cheng, Y.**, Yu, T., and Fang, S., Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources; *TVLSI Aug. 2020 1881-1892*
- Cheung, R.C.C.**, see Irfan, M., *TVLSI Aug. 2020 1925-1929*
- Chi, B.**, see Deng, W., *TVLSI Oct. 2020 2089-2098*
- Chiasson, C.**, see Murray, K.E., *TVLSI June 2020 1378-1391*
- Chien, S.**, see Lin, Y., *TVLSI March 2020 791-804*
- Chiu, K.**, see Lopez, H., *TVLSI April 2020 926-939*
- Chiu, P.**, see Wright, J.C., *TVLSI Dec. 2020 2721-2725*
- Cho, S.**, see Park, J., *TVLSI June 2020 1471-1484*
- Chou, M.**, and Liu, S., A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL; *TVLSI Nov. 2020 2474-2478*
- Chouksey, R.**, and Karfa, C., Verification of Scheduling of Conditional Behaviors in High-Level Synthesis; *TVLSI July 2020 1638-1651*
- Chowdhury, M.H.**, see Irfan, M., *TVLSI Aug. 2020 1925-1929*
- Chu, Y.**, see Chen, C., *TVLSI Sept. 2020 2079-2083*
- Chung, J.**, see Ullah, I., *TVLSI April 2020 1084-1088*
- Ciprut, A.**, and Friedman, E.G., Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators; *TVLSI Feb. 2020 414-420*
- Cockburn, B.F.**, see Ansari, M.S., *TVLSI Feb. 2020 317-328*
- Constantinides, G.A.**, see Li, H., *TVLSI Feb. 2020 516-529*
- Cui, H.**, Lin, J., and Wang, Z., Information Storage Bit-Flipping Decoder for LDPC Codes; *TVLSI Nov. 2020 2464-2468*

D

- Dabbelt, D.P.**, see Wright, J.C., *TVLSI Dec. 2020 2721-2725*
- Dai, F.**, see Yang, J., *TVLSI June 2020 1423-1434*
- Dai, Z.**, see Du, Y., *TVLSI May 2020 1302-1315*
- Dalakoti, A.**, see Mukim, P., *TVLSI May 2020 1242-1255*
- Danesh, M.**, Venkatasubramanian, A.B., Kapoor, G., Ramesh, N., Sadasivuni, S., Chandrasekaran, S.T., and Sanyal, A., Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO; *TVLSI Nov. 2020 2280-2289*

- Dang, K.N.**, Ahmed, A.B., Abdallah, A.B., and Tran, X., TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems; *TVLSI March 2020* 672-685
- Das, A.**, see Balaji, A., *TVLSI Jan. 2020* 76-86
- Das, H.**, see Edstrom, J., *TVLSI Feb. 2020* 307-316
- Das, S.**, Karfa, C., and Biswas, S., Formal Modeling of Network-on-Chip Using CFMSM and its Application in Detecting Deadlock; *TVLSI April 2020* 1016-1029
- Dasari, N.**, see Kim, J., *TVLSI Nov. 2020* 2424-2437
- Dasgupta, P.**, see Mandal, S., *TVLSI Aug. 2020* 1745-1756
- Datta, P.**, Chakraborty, A., and Pal, R.K., A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach; *TVLSI Dec. 2020* 2584-2597
- Davis, J.J.**, see Li, H., *TVLSI Feb. 2020* 516-529
- De, A.**, Nasim Intiaz Khan, M., Nagarajan, K., and Ghosh, S., HarTBleed: Using Hardware Trojans for Data Leakage Exploits; *TVLSI April 2020* 968-979
- De, A.**, see Khan, M.N.I., *TVLSI June 2020* 1461-1470
- de Gennaro, A.**, Sokolov, D., and Mokhov, A., Design and Implementation of Reconfigurable Asynchronous Pipelines; *TVLSI June 2020* 1527-1539
- Dell'Anna, F.G.**, see Balaji, A., *TVLSI Jan. 2020* 76-86
- Deng, H.**, see Xiao, S., *TVLSI Sept. 2020* 1966-1978
- Deng, W.**, Wu, R., Chen, Z., Ding, M., Jia, H., and Chi, B., A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology; *TVLSI Oct. 2020* 2089-2098
- Dhall, S.**, see Yalamarthy, K.P., *TVLSI Feb. 2020* 329-338
- Dhanuskodi, S.N.**, Allen, S., and Holcomb, D.E., Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET; *TVLSI Aug. 2020* 1807-1820
- Dhar, A.S.**, see Sinha Roy, A., *TVLSI April 2020* 876-889
- Diguat, J.**, see Alhaj Ali, K., *TVLSI Nov. 2020* 2370-2382
- Dimitrakopoulos, G.**, see Konstantinou, D., *TVLSI Jan. 2020* 302-306
- Ding, M.**, see Deng, W., *TVLSI Oct. 2020* 2089-2098
- Ding, Q.**, Knight, G., and Mak, T., An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems; *TVLSI Sept. 2020* 2042-2054
- Ding, Q.**, see Liu, C., *TVLSI Nov. 2020* 2469-2473
- Doan, N.A.V.**, see Kojima, T., *TVLSI Nov. 2020* 2383-2396
- Dong, H.**, Wang, M., Luo, Y., Zheng, M., An, M., Ha, Y., and Pan, H., PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions; *TVLSI Sept. 2020* 2014-2027
- Du, Y.**, Li, W., Dai, Z., and Nan, L., PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping; *TVLSI May 2020* 1302-1315
- Duan, Z.**, see Li, X., *TVLSI Nov. 2020* 2328-2341
- Duch, L.**, Peon-Quiros, M., Weckx, P., Levisse, A., Braojos, R., Catthoor, F., and Atienza, D., Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors; *TVLSI Oct. 2020* 2122-2133
- Dutt, N.D.**, see Balaji, A., *TVLSI Jan. 2020* 76-86
- Dutta, A.**, see Kumar, A.R.A., *TVLSI Jan. 2020* 212-223
- Dwivedi, D.**, see Manikantta Reddy, K., *TVLSI May 2020* 1230-1241

E

- Edstrom, J.**, Das, H., Xu, Y., and Gong, N., Memory Optimization for Energy-Efficient Differentially Private Deep Learning; *TVLSI Feb. 2020* 307-316
- El-Sankary, K.**, see Li, S., *TVLSI March 2020* 843-847
- Enemali, G.**, see Adetomi, A., *TVLSI Jan. 2020* 142-155
- Erozan, A.T.**, Weller, D.D., Rasheed, F., Bishnoi, R., Aghassi-Hagmann, J., and Tahoori, M.B., A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit; *TVLSI June 2020* 1496-1504
- Erozan, A.T.**, Wang, G.Y., Bishnoi, R., Aghassi-Hagmann, J., and Tahoori, M.B., A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology; *TVLSI June 2020* 1485-1495
- Erozan, A.T.**, Weller, D.D., Feng, Y., Marques, G.C., Aghassi-Hagmann, J., and Tahoori, M.B., A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits; *TVLSI Nov. 2020* 2448-2458

+ Check author entry for coauthors

- Evmorfopoulos, N.**, see Floros, G., *TVLSI July 2020* 1610-1620

F

- Fahim, F.**, Joshi, S., Ogreneci-Memik, S., and Mohseni, H., A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree; *TVLSI Feb. 2020* 576-584
- Fahmy, S.A.**, see Ioannou, L., *TVLSI June 2020* 1392-1402
- Fan, X.**, Zhang, S., and Gemmeke, T., Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization; *TVLSI Dec. 2020* 2495-2508
- Fan, Z.**, see Xie, Y., *TVLSI Dec. 2020* 2540-2550
- Fan, Z.**, Liu, Z., Qu, Z., Qiao, F., Wei, Q., Liu, X., Sun, Y., Xu, S., and Yang, H., ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm; *TVLSI Jan. 2020* 198-211
- Fang, S.**, see Cheng, Y., *TVLSI Aug. 2020* 1881-1892
- Fang, W.**, see Chen, C., *TVLSI Sept. 2020* 2079-2083
- Farahani, A.A.D.**, Beitollahi, H., and Fathi, M., A Dynamic General Accelerator for Integer and Fixed-Point Processing; *TVLSI Dec. 2020* 2509-2517
- Faraone, J.**, Kumm, M., Hardieck, M., Zipf, P., Liu, X., Boland, D., and Leong, P.H.W., AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers; *TVLSI Jan. 2020* 115-128
- Fathi, A.**, Mashoufi, B., and Azizian, S., Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations; *TVLSI June 2020* 1403-1412
- Fathi, M.**, see Farahani, A.A.D., *TVLSI Dec. 2020* 2509-2517
- Feng, Y.**, see Erozan, A.T., *TVLSI Nov. 2020* 2448-2458
- Flayyih, W.N.**, see Rahimpour, S., *TVLSI Oct. 2020* 2210-2222
- Floros, G.**, Evmorfopoulos, N., and Stamoulis, G., Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method; *TVLSI July 2020* 1610-1620
- Ford, A.J.**, see Bailey, T.J., *TVLSI Nov. 2020* 2410-2423
- Fordjour, S.A.**, Riad, J., and Sanchez-Sinencio, E., A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF–12 nF) Using Active Parallel Compensation; *TVLSI July 2020* 1621-1629
- Forte, D.**, see Stern, A., *TVLSI Feb. 2020* 363-375
- Friedman, E.G.**, see Ciprut, A., *TVLSI Feb. 2020* 414-420
- Friedman, E.G.**, see Qoutb, A.G., *TVLSI June 2020* 1505-1512
- Friedman, E.G.**, see Krylov, G., *TVLSI Nov. 2020* 2438-2447
- Fu, K.**, and Liu, S., A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration; *TVLSI July 2020* 1726-1735
- Fu, Y.**, see Chen, Q., *TVLSI June 2020* 1540-1544
- Fu, Y.**, Li, L., Liao, Y., Wang, X., Shi, Y., and Wang, D., A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process; *TVLSI July 2020* 1600-1609
- Fujita, H.**, see Onizawa, N., *TVLSI Oct. 2020* 2171-2181
- Fujita, M.**, see Kumar, B., *TVLSI April 2020* 1002-1015

G

- Gan, W.**, see Shi, D., *TVLSI April 2020* 940-953
- Ganjeheizadeh Rohani, S.**, Taherinejad, N., and Radakovits, D., A Semiparallel Full-Adder in IMPLY Logic; *TVLSI Jan. 2020* 297-301
- Gao, Z.**, Zhang, L., Yan, T., Guo, K., Xu, Z., and Reviriego, P., Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs; *TVLSI Dec. 2020* 2563-2572
- Garnica, O.**, Lanchares, J., and Hidalgo, J.I., Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs; *TVLSI April 2020* 914-925
- Gebregiorgis, A.**, see Golanbari, M.S., *TVLSI Feb. 2020* 443-455
- Gemmeke, T.**, see Fan, X., *TVLSI Dec. 2020* 2495-2508
- Geng, L.**, see Gui, X., *TVLSI July 2020* 1589-1599
- George, N.V.**, see Ray, D., *TVLSI May 2020* 1321-1325
- Gerez, S.H.**, see Ranasinghe, A.C., *TVLSI Sept. 2020* 2028-2041

- Ghandali, S.**, Moos, T., Moradi, A., and Paar, C., Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations; *TVLSI June 2020* 1435-1448
- Ghasemzadeh, S.A.**, see Bank-Tavakoli, E., *TVLSI March 2020* 838-842
- Ghaznavi-Ghoushchi, M.B.**, see Yektaei, M., *TVLSI Aug. 2020* 1782-1795
- Ghosh, S.**, see De, A., *TVLSI April 2020* 968-979
- Ghosh, S.**, see Khan, M.N.I., *TVLSI June 2020* 1461-1470
- Ghosh, S.**, see Sarkar, A., *TVLSI Dec. 2020* 2598-2611
- Githerman, R.**, see Bonetti, A., *TVLSI March 2020* 646-659
- Goi, B.**, see Phoon, J., *TVLSI Dec. 2020* 2672-2684
- Golanbari, M.S.**, Kiamehr, S., Oboril, F., Gebregiorgis, A., and Tahoori, M.B., Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation; *TVLSI Feb. 2020* 443-455
- Golman, R.**, see Bonetti, A., *TVLSI March 2020* 646-659
- Gong, N.**, see Edstrom, J., *TVLSI Feb. 2020* 307-316
- Gong, T.**, see Liu, C., *TVLSI Nov. 2020* 2469-2473
- Gong, Z.**, see Sun, R., *TVLSI Feb. 2020* 565-575
- Gopalakrishnan, P.K.**, see Kar, B., *TVLSI Dec. 2020* 2518-2529
- Gui, P.**, see Wang, X., *TVLSI Jan. 2020* 12-22
- Gui, X.**, Tang, B., Tang, R., Li, D., and Geng, L., Low-Supply Sensitivity LC VCOs With Complementary Varactors; *TVLSI July 2020* 1589-1599
- Guler, A.**, and Jha, N.K., McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems; *TVLSI Oct. 2020* 2146-2156
- Guo, J.**, see Xie, C., *TVLSI July 2020* 1652-1664
- Guo, K.**, see Gao, Z., *TVLSI Dec. 2020* 2563-2572
- Guo, S.**, see Wang, X., *TVLSI Jan. 2020* 12-22
- Guo, X.**, see Asif, M., *TVLSI Jan. 2020* 129-141
- Guo, Y.**, see Xiao, S., *TVLSI Sept. 2020* 1966-1978
- Guo, Y.**, see Shen, S., *TVLSI Jan. 2020* 252-262
- Gupta, P.**, see Pal, S., *TVLSI April 2020* 1062-1073
- Gupta, S.**, see Paliwal, P., *TVLSI March 2020* 714-725
- Gupta, S.K.**, see Jain, S., *TVLSI July 2020* 1567-1577
- Gupta, T.**, see Yin, S., *TVLSI Jan. 2020* 48-61

H

- Ha, Y.**, see Dong, H., *TVLSI Sept. 2020* 2014-2027
- Hadjitheophanous, S.**, Neophytou, S.N., and Michael, M.K., Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems; *TVLSI Feb. 2020* 553-564
- Han, J.**, see Ansari, M.S., *TVLSI Feb. 2020* 317-328
- Han, J.**, see Han, Y., *TVLSI April 2020* 1089-1093
- Han, J.**, see Yang, J., *TVLSI June 2020* 1423-1434
- Han, T.**, see Li, Z., *TVLSI Nov. 2020* 2243-2256
- Han, Y.**, Cheng, X., Han, J., and Zeng, X., Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications; *TVLSI April 2020* 1089-1093
- Hanyu, T.**, see Alhaj Ali, K., *TVLSI Nov. 2020* 2370-2382
- Hanyu, T.**, see Onizawa, N., *TVLSI Oct. 2020* 2171-2181
- Hao, Q.**, see Wang, X., *TVLSI Nov. 2020* 2314-2327
- Hardieck, M.**, see Faraone, J., *TVLSI Jan. 2020* 115-128
- Hashim, S.J.**, see Rahimpour, S., *TVLSI Oct. 2020* 2210-2222
- Hashizume, M.**, see Lu, S., *TVLSI March 2020* 634-645
- Hasib, O.A.**, Savaria, Y., and Thibeault, C., Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage; *TVLSI March 2020* 764-776
- Hazarika, J.**, see Sarma, R.K., *TVLSI Jan. 2020* 188-197
- Hazra, A.**, see Mandal, S., *TVLSI Aug. 2020* 1745-1756
- He, G.**, Zhang, X., and Liang, Z., Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search; *TVLSI Feb. 2020* 467-479
- He, G.**, Zheng, S., and Jing, N., A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs; *TVLSI Oct. 2020* 2134-2145
- He, J.**, see Shi, D., *TVLSI April 2020* 940-953
- He, L.**, see Yu, Y., *TVLSI July 2020* 1545-1556
- He, L.**, see Yu, Y., *TVLSI Jan. 2020* 35-47

- He, W.**, see Li, Y., *TVLSI Nov. 2020* 2459-2463
- Hidalgo, J.I.**, see Garnica, O., *TVLSI April 2020* 914-925
- Higman, J.**, see Mann, R.W., *TVLSI May 2020* 1341-1344
- Hoff, J.R.**, Conflux—An Asynchronous Two-to-One Multiplexer for Time-Division Multiplexing and Clockless, Tokenless Readout; *TVLSI Feb. 2020* 503-515
- Holcomb, D.**, see Provelengios, G., *TVLSI Dec. 2020* 2685-2698
- Holcomb, D.E.**, see Dhanuskodi, S.N., *TVLSI Aug. 2020* 1807-1820
- Homayoun, H.**, see Roshanifefat, S., *TVLSI April 2020* 954-967
- Hsin, Y.**, see Lai, B., *TVLSI March 2020* 660-671
- Hsu, C.**, see Lu, S., *TVLSI March 2020* 634-645
- Hsu, S.**, see Wu, Y., *TVLSI Dec. 2020* 2658-2671
- Hu, A.**, see Asif, M., *TVLSI Jan. 2020* 129-141
- Hu, J.**, see Wang, Y., *TVLSI Aug. 2020* 1796-1806
- Hu, J.**, see Jayasankaran, N.G., *TVLSI Oct. 2020* 2157-2170
- Hu, X.S.**, see Reis, D., *TVLSI Nov. 2020* 2300-2313
- Hu, Z.**, see Xie, Y., *TVLSI Dec. 2020* 2540-2550
- Huang, C.**, see Sheng, D., *TVLSI Feb. 2020* 492-502
- Huang, C.**, and Liao, W., A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches; *TVLSI May 2020* 1141-1149
- Huang, K.**, see Zhu, C., *TVLSI Sept. 2020* 1953-1965
- Huang, S.**, see Xie, Y., *TVLSI Dec. 2020* 2540-2550
- Huang, Y.**, see Chen, Q., *TVLSI June 2020* 1540-1544
- Huang, Y.**, see Cheng, H., *TVLSI Dec. 2020* 2612-2622
- Huang, Z.**, see Ni, T., *TVLSI July 2020* 1736-1739
- Huda, S.**, see Murray, K.E., *TVLSI June 2020* 1378-1391
- Huynh, K.**, see Balaji, A., *TVLSI Jan. 2020* 76-86
- Hwang, C.**, see Chen, C., *TVLSI April 2020* 1094-1098
- Hwang, Y.**, see Chen, P., *TVLSI Nov. 2020* 2233-2242

I

- Imran, M.**, see Kwon, T., *TVLSI May 2020* 1256-1268
- Indiveri, G.**, see Balaji, A., *TVLSI Jan. 2020* 76-86
- Ioannou, L.**, Al-Dujaili, A., and Fahmy, S.A., High Throughput Spatial Convolution Filters on FPGAs; *TVLSI June 2020* 1392-1402
- Irfan, M.**, Ullah, Z., Chowdhury, M.H., and Cheung, R.C.C., RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs; *TVLSI Aug. 2020* 1925-1929
- Isgenc, M.M.**, Martins, M.G.A., Zackriya, V.M., Pagliarini, S.N., and Pileggi, L., Logic IP for Low-Cost IC Design in Advanced CMOS Nodes; *TVLSI Feb. 2020* 585-595
- Iyer, V.**, see Wright, J.C., *TVLSI Dec. 2020* 2721-2725

J

- Jagannathan, R.**, see Lee, A., *TVLSI June 2020* 1371-1377
- Jain, S.**, Lin, L., and Alioto, M., Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling; *TVLSI March 2020* 777-790
- Jain, S.**, Gupta, S.K., and Raghunathan, A., TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks; *TVLSI July 2020* 1567-1577
- Jamshidi, V.**, A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture; *TVLSI Aug. 2020* 1858-1866
- Jang, S.**, and Kyung, C., Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems; *TVLSI July 2020* 1717-1725
- Jang, S.**, and Park, J., HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis; *TVLSI Aug. 2020* 1893-1900
- Jarvinen, K.**, see Bahadori, M., *TVLSI Oct. 2020* 2182-2195
- Javvaji, P.K.**, and Tragoudas, S., Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays; *TVLSI Jan. 2020* 163-173
- Jayasankaran, N.G.**, Sanabria-Borbon, A., Abuellil, A., Sanchez-Sinencio, E., Hu, J., and Rajendran, J., Breaking Analog Locking Techniques; *TVLSI Oct. 2020* 2157-2170
- Jeong, D.**, see Kye, C., *TVLSI May 2020* 1099-1106

- Jeong, D.**, see Joo, H., *TVLSI Dec. 2020 2708-2720*
- Jha, N.K.**, see Guler, A., *TVLSI Oct. 2020 2146-2156*
- Jha, R.**, see Bailey, T.J., *TVLSI Nov. 2020 2410-2423*
- Ji, C.**, Shen, Y., Zhang, Z., You, X., and Zhang, C., Autogeneration of Pipelined Belief Propagation Polar Decoders; *TVLSI July 2020 1703-1716*
- Jia, H.**, see Deng, W., *TVLSI Oct. 2020 2089-2098*
- Jiang, H.**, see Yang, P., *TVLSI Sept. 2020 2004-2013*
- Jiang, P.**, see Liu, C., *TVLSI Nov. 2020 2469-2473*
- Jiang, Z.**, see Yin, S., *TVLSI Jan. 2020 48-61*
- Jin, S.O.**, see Park, J.W., *TVLSI Jan. 2020 101-114*
- Jin, X.**, see Li, K., *TVLSI Feb. 2020 403-413*
- Jin, Y.**, see Zhou, B., *TVLSI Oct. 2020 2228-2232*
- Jing, N.**, see He, G., *TVLSI Oct. 2020 2134-2145*
- Joler, M.**, see Xie, Y., *TVLSI Dec. 2020 2540-2550*
- Jomaah, J.**, see Alhaj Ali, K., *TVLSI Nov. 2020 2370-2382*
- Joo, H.**, Lee, J., Ju, H., Ko, H., Yoon, J.M., Kang, B., and Jeong, D., A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation; *TVLSI Dec. 2020 2708-2720*
- Jose, R.H.**, see Sun, R., *TVLSI Feb. 2020 565-575*
- Joseph Raj, A.N.**, see Xie, Y., *TVLSI Dec. 2020 2540-2550*
- Joshi, A.**, Shrimali, H., and Sharma, S.K., A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator; *TVLSI Nov. 2020 2268-2279*
- Joshi, S.**, see Fahim, F., *TVLSI Feb. 2020 576-584*
- Jou, S.J.**, see Lopez, H., *TVLSI April 2020 926-939*
- Ju, H.**, and Lee, M., A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers; *TVLSI Aug. 2020 1770-1781*
- Ju, H.**, see Joo, H., *TVLSI Dec. 2020 2708-2720*
- Jung, S.**, see Park, J., *TVLSI April 2020 1079-1083*
- Jung, S.**, see Park, H.K., *TVLSI Dec. 2020 2650-2657*
- Jung, T.**, see Reis, D., *TVLSI Nov. 2020 2300-2313*

K

- Kajihara, S.**, see Chen, P., *TVLSI April 2020 904-913*
- Kalanadhabhatta, S.**, Kumar, D., Anumandla, K.K., Reddy, S.A., and Acharyya, A., PUF-Based Secure Chaotic Random Number Generator Design Methodology; *TVLSI July 2020 1740-1744*
- Kalipatnapu, S.**, and Chakrabarti, I., Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing; *TVLSI May 2020 1283-1291*
- Kamal, M.**, see Bank-Tavakoli, E., *TVLSI March 2020 838-842*
- Kamal, M.**, see Afzali-Kusha, H., *TVLSI May 2020 1207-1220*
- Kamal, M.**, see Vahdat, S., *TVLSI July 2020 1578-1588*
- Kamal, M.**, see Soltani, M., *TVLSI Jan. 2020 287-291*
- Kamal, M.**, see Yarmand, R., *TVLSI Jan. 2020 273-286*
- Kamsani, N.A.**, see Rahimpour, S., *TVLSI Oct. 2020 2210-2222*
- Kandpal, J.**, Tomar, A., Agarwal, M., and Sharma, K.K., High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell; *TVLSI June 2020 1413-1422*
- Kanekawa, N.**, see Kanno, Y., *TVLSI March 2020 726-735*
- Kang, B.**, see Joo, H., *TVLSI Dec. 2020 2708-2720*
- Kang, D.**, see Park, J.W., *TVLSI Jan. 2020 101-114*
- Kang, S.**, see Kim, T.H., *TVLSI March 2020 805-817*
- Kanno, Y.**, Toba, T., Shimamura, K., and Kanekawa, N., Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs; *TVLSI March 2020 726-735*
- Kapoor, G.**, see Danesh, M., *TVLSI Nov. 2020 2280-2289*
- Kar, B.**, Gopalakrishnan, P.K., Bose, S.K., Roy, M., and Basu, A., ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing; *TVLSI Dec. 2020 2518-2529*
- Karami, A.**, see Li, S., *TVLSI March 2020 843-847*
- Karfa, C.**, see Das, S., *TVLSI April 2020 1016-1029*
- Karfa, C.**, see Chouksey, R., *TVLSI July 2020 1638-1651*
- Kargahi, M.**, see Moghaddasi, I., *TVLSI Feb. 2020 433-442*
- Karri, R.**, see Liang, T., *TVLSI May 2020 1269-1282*
- Keller, B.**, see Wright, J.C., *TVLSI Dec. 2020 2721-2725*
- Kent, K.B.**, see Murray, K.E., *TVLSI June 2020 1378-1391*
- Khan, M.N.I.**, De, A., and Ghosh, S., Cache-Out: Leaking Cache Memory Using Hardware Trojan; *TVLSI June 2020 1461-1470*
- Khan, M.T.**, see Yalamarthy, K.P., *TVLSI Feb. 2020 329-338*
- Khan, M.T.**, see Sarma, R.K., *TVLSI Jan. 2020 188-197*
- Khateb, F.**, see Raj, N., *TVLSI April 2020 1050-1061*
- Khateb, F.**, see Kulej, T., *TVLSI Jan. 2020 224-232*
- Khattak, S.K.**, see Zahir, A., *TVLSI Dec. 2020 2726-2730*
- Khoee, M.**, see Mosalmani, A., *TVLSI May 2020 1185-1194*
- Kiamehr, S.**, see Golanbari, M.S., *TVLSI Feb. 2020 443-455*
- Kim, B.**, see Seo, J., *TVLSI March 2020 818-822*
- Kim, B.**, see Chen, Y., *TVLSI Dec. 2020 2636-2649*
- Kim, B.**, see Park, J.W., *TVLSI Jan. 2020 101-114*
- Kim, D.H.**, see Musavvir, S., *TVLSI March 2020 686-699*
- Kim, H.**, and Yoo, C., A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS; *TVLSI May 2020 1107-1117*
- Kim, H.**, see Park, J.W., *TVLSI Jan. 2020 101-114*
- Kim, J.**, Murali, G., Park, H., Qin, E., Kwon, H., Chekuri, V.C.K., Rahman, N.M., Dasari, N., Singh, A., Lee, M., Torun, H.M., Roy, K., Swaminathan, M., Mukhopadhyay, S., Krishna, T., and Lim, S.K., Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse; *TVLSI Nov. 2020 2424-2437*
- Kim, J.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Kim, J.E.**, see Le, V.L., *TVLSI Aug. 2020 1909-1919*
- Kim, L.**, see Sim, J., *TVLSI Jan. 2020 87-100*
- Kim, M.**, see Yin, S., *TVLSI Jan. 2020 48-61*
- Kim, R.G.**, see Musavvir, S., *TVLSI March 2020 686-699*
- Kim, S.**, see Qureshi, M.A., *TVLSI June 2020 1357-1370*
- Kim, T.H.**, Lee, H., and Kang, S., GPU-Based Redundancy Analysis Using Concurrent Evaluation; *TVLSI March 2020 805-817*
- Kim, T.T.**, see Lu, L., *TVLSI June 2020 1345-1356*
- Kim, T.T.**, see Le, V.L., *TVLSI Aug. 2020 1909-1919*
- Kim, T.T.**, see Chen, Y., *TVLSI Dec. 2020 2636-2649*
- Knight, G.**, see Ding, Q., *TVLSI Sept. 2020 2042-2054*
- Ko, H.**, see Kye, C., *TVLSI May 2020 1099-1106*
- Ko, H.**, see Joo, H., *TVLSI Dec. 2020 2708-2720*
- Ko, J.**, see Seo, J., *TVLSI March 2020 818-822*
- Ko, S.**, see Yopez, J., *TVLSI April 2020 853-863*
- Kojima, T.**, Doan, N.A.V., and Amano, H., GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures; *TVLSI Nov. 2020 2383-2396*
- Konstantinou, D.**, Psarras, A., Nicopoulos, C., and Dimitrakopoulos, G., The Mesochronous Dual-Clock FIFO Buffer; *TVLSI Jan. 2020 302-306*
- Koo, M.**, see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
- Kranitis, N.**, see Theodoropoulos, D., *TVLSI May 2020 1118-1127*
- Kranitis, N.**, see Tsigkanos, A., *TVLSI Nov. 2020 2397-2409*
- Krichmar, J.L.**, see Balaji, A., *TVLSI Jan. 2020 76-86*
- Krishna, T.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Krutzik, C.**, see Agnesina, A., *TVLSI Sept. 2020 2055-2068*
- Krylov, G.**, and Friedman, E.G., Design Methodology for Distributed Large-Scale ERSFQ Bias Networks; *TVLSI Nov. 2020 2438-2447*
- Kulej, T.**, and Khateb, F., A Compact 0.3-V Class AB Bulk-Driven OTA; *TVLSI Jan. 2020 224-232*
- Kumar, A.R.A.**, Dutta, A., and Sahoo, B.D., A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network; *TVLSI Jan. 2020 212-223*
- Kumar, B.**, Adhaduk, J., Basu, K., Fujita, M., and Singh, V., A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug; *TVLSI April 2020 1002-1015*
- Kumar, D.**, see Kalanadhabhatta, S., *TVLSI July 2020 1740-1744*
- Kumar, R.**, see Pal, S., *TVLSI April 2020 1062-1073*
- Kumari, M.**, and Rezaul Hasan, S.M., A Low Duty Cycle Burst-Mode Telemetry Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation; *TVLSI March 2020 833-837*
- Kumm, M.**, see Faraone, J., *TVLSI Jan. 2020 115-128*
- Kwak, J.**, see Wright, J.C., *TVLSI Dec. 2020 2721-2725*

- Kwon, H.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Kwon, O.S.**, see Mann, R.W., *TVLSI May 2020 1341-1344*
- Kwon, T.**, Imran, M., Pan, D.Z., and Yang, J., Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization; *TVLSI May 2020 1256-1268*
- Kye, C.**, Ko, H., Lee, J., and Jeong, D., A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS; *TVLSI May 2020 1099-1106*
- Kyung, C.**, see Jang, S., *TVLSI July 2020 1717-1725*
- L**
- Lai, B.**, Chen, B., Chen, B., and Hsin, Y., REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory; *TVLSI March 2020 660-671*
- Lam, B.**, see Shi, D., *TVLSI April 2020 940-953*
- Lan, J.**, see Chen, P., *TVLSI April 2020 904-913*
- Lanchares, J.**, see Garnica, O., *TVLSI April 2020 914-925*
- Larbi, M.**, see Yu, H., *TVLSI Jan. 2020 233-242*
- Larso, D.**, see Wang, Z., *TVLSI Aug. 2020 1821-1832*
- Late, E.**, Ytterdal, T., and Aunet, S., Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping; *TVLSI Oct. 2020 2223-2227*
- Lavalle-Aviles, F.**, and Sanchez-Sinencio, E., A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection; *TVLSI Aug. 2020 1757-1769*
- Le, V.L.**, see Lu, L., *TVLSI June 2020 1345-1356*
- Le, V.L.**, Yoo, T., Kim, J.E., Ba, N.L., Baek, K., and Kim, T.T., A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices; *TVLSI Aug. 2020 1909-1919*
- Lee, A.**, Jagannathan, R., Wu, D., and Wang, K.L., A 2-D Calibration Scheme for Resistive Nonvolatile Memories; *TVLSI June 2020 1371-1377*
- Lee, H.**, see Kim, T.H., *TVLSI March 2020 805-817*
- Lee, H.**, see Park, J.W., *TVLSI Jan. 2020 101-114*
- Lee, H.**, see Park, J.W., *TVLSI Jan. 2020 101-114*
- Lee, J.**, see Kye, C., *TVLSI May 2020 1099-1106*
- Lee, J.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Lee, J.**, see Joo, H., *TVLSI Dec. 2020 2708-2720*
- Lee, K.**, see Tavares, Y.A., *TVLSI May 2020 1175-1184*
- Lee, K.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Lee, M.**, see Tavares, Y.A., *TVLSI May 2020 1175-1184*
- Lee, M.**, see Ju, H., *TVLSI Aug. 2020 1770-1781*
- Lee, M.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Lee, S.**, see Seo, J., *TVLSI March 2020 818-822*
- Lee, S.**, see Sim, J., *TVLSI Jan. 2020 87-100*
- Lee, W.**, see Phoon, J., *TVLSI Dec. 2020 2672-2684*
- Lei, Y.**, see Xie, C., *TVLSI July 2020 1652-1664*
- Leong, P.H.W.**, see Faraone, J., *TVLSI Jan. 2020 115-128*
- Levisse, A.**, see Duch, L., *TVLSI Oct. 2020 2122-2133*
- Li, C.**, see Xiao, S., *TVLSI Sept. 2020 1966-1978*
- Li, D.**, and Zhao, D., High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC; *TVLSI Feb. 2020 480-491*
- Li, D.**, see Gui, X., *TVLSI July 2020 1589-1599*
- Li, F.**, see Yang, P., *TVLSI Sept. 2020 2004-2013*
- Li, G.**, see Xiao, S., *TVLSI Sept. 2020 1966-1978*
- Li, G.**, Wang, P., Ma, X., Lian, J., Shu, J., and Zhang, Y., A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process; *TVLSI Nov. 2020 2290-2299*
- Li, H.**, Davis, J.J., Wickerson, J., and Constantinides, G.A., architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute; *TVLSI Feb. 2020 516-529*
- Li, H.**, Tian, Z., Xu, J., Maeda, R.K.V., Wang, Z., and Wang, Z., Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning; *TVLSI May 2020 1150-1163*
- Li, H.**, see Tian, Z., *TVLSI May 2020 1128-1140*
- Li, K.**, Xiao, X., Jin, X., and Zheng, Y., A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μ m CMOS Process; *TVLSI Feb. 2020 403-413*
- Li, L.**, see Chen, Q., *TVLSI June 2020 1540-1544*
- Li, L.**, see Fu, Y., *TVLSI July 2020 1600-1609*
- Li, L.**, see Song, W., *TVLSI July 2020 1690-1702*
- Li, S.**, El-Sankary, K., Karami, A., and Truhachev, D., Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications; *TVLSI March 2020 843-847*
- Li, S.**, see Wang, J., *TVLSI July 2020 1676-1689*
- Li, T.**, Park, J.S., and Wang, H., A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network; *TVLSI Dec. 2020 2623-2635*
- Li, W.**, see Du, Y., *TVLSI May 2020 1302-1315*
- Li, X.**, see Lin, Z., *TVLSI March 2020 607-619*
- Li, X.**, see Lin, Z., *TVLSI May 2020 1316-1320*
- Li, X.**, see Wang, J., *TVLSI July 2020 1676-1689*
- Li, X.**, see Xie, C., *TVLSI July 2020 1652-1664*
- Li, X.**, Li, Z., Zhou, W., and Duan, Z., Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors; *TVLSI Nov. 2020 2328-2341*
- Li, Y.**, see Ye, M., *TVLSI March 2020 828-832*
- Li, Y.**, Zhang, Y., and He, W., Fast Hybrid Karatsuba Multiplier for Type II Pentanomial; *TVLSI Nov. 2020 2459-2463*
- Li, Z.**, see Tan, L., *TVLSI Feb. 2020 596-606*
- Li, Z.**, Cheng, G., Han, T., and Tian, M., A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications; *TVLSI Nov. 2020 2243-2256*
- Li, Z.**, see Li, Z., *TVLSI Nov. 2020 2243-2256*
- Li, Z.**, see Li, X., *TVLSI Nov. 2020 2328-2341*
- Lian, J.**, see Li, G., *TVLSI Nov. 2020 2290-2299*
- Liang, H.**, see Ni, T., *TVLSI July 2020 1736-1739*
- Liang, T.**, Chakrabarty, K., and Karri, R., Programmable Daisy chaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips; *TVLSI May 2020 1269-1282*
- Liang, Z.**, see He, G., *TVLSI Feb. 2020 467-479*
- Liao, W.**, see Huang, C., *TVLSI May 2020 1141-1149*
- Liao, W.**, see Xiao, S., *TVLSI Sept. 2020 1966-1978*
- Liao, Y.**, see Fu, Y., *TVLSI July 2020 1600-1609*
- Lim, H.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Lim, J.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Lim, K.**, see Seo, J., *TVLSI March 2020 818-822*
- Lim, S.K.**, see Agnesina, A., *TVLSI Sept. 2020 2055-2068*
- Lim, S.K.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Lim, T.**, see Park, J., *TVLSI June 2020 1471-1484*
- Lin, D.Y.**, and Wen, C.H., DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction; *TVLSI April 2020 1030-1042*
- Lin, J.**, see Sheng, D., *TVLSI Feb. 2020 492-502*
- Lin, J.**, see Mao, W., *TVLSI Aug. 2020 1867-1880*
- Lin, J.**, see Cui, H., *TVLSI Nov. 2020 2464-2468*
- Lin, L.**, see Jain, S., *TVLSI March 2020 777-790*
- Lin, Y.**, Chen, W., and Chien, S., MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures; *TVLSI March 2020 791-804*
- Lin, Y.**, and Tsao, H., A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS; *TVLSI Jan. 2020 23-34*
- Lin, Z.**, see Zhao, Q., *TVLSI March 2020 848-852*
- Lin, Z.**, Wang, Y., Peng, C., Wu, X., Li, X., and Chen, J., Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield; *TVLSI March 2020 607-619*
- Lin, Z.**, Zhan, H., Li, X., Peng, C., Lu, W., Wu, X., and Chen, J., In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands; *TVLSI May 2020 1316-1320*
- Ling, M.**, see Shen, S., *TVLSI Jan. 2020 252-262*
- Liu, C.**, Yang, J., Jiang, P., Wang, Q., Zhang, D., Gong, T., Ding, Q., Zhao, Y., Luo, Q., Xue, X., Lv, H., and Liu, M., A Low Power 4T2C nvSRAM

- With Dynamic Current Compensation Operation Scheme; *TVLSI Nov. 2020* 2469-2473
- Liu, D.**, see Ni, T., *TVLSI July 2020* 1736-1739
- Liu, J.**, see Wang, Y., *TVLSI Aug. 2020* 1796-1806
- Liu, K.**, see Chen, B., *TVLSI May 2020* 1326-1330
- Liu, L.**, see Bai, K., *TVLSI Jan. 2020* 62-75
- Liu, M.**, Xiao, J., Luo, P., Zhu, Z., and Yang, Y., Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar; *TVLSI May 2020* 1331-1335
- Liu, M.**, see Liu, C., *TVLSI Nov. 2020* 2469-2473
- Liu, M.**, see Wang, X., *TVLSI Nov. 2020* 2314-2327
- Liu, P.**, see Sun, R., *TVLSI Feb. 2020* 565-575
- Liu, S.**, see Fu, K., *TVLSI July 2020* 1726-1735
- Liu, S.**, see Chou, M., *TVLSI Nov. 2020* 2474-2478
- Liu, T.**, see Zhang, R., *TVLSI March 2020* 620-633
- Liu, T.**, see Wang, X., *TVLSI Jan. 2020* 12-22
- Liu, W.**, see Sun, J., *TVLSI April 2020* 1074-1078
- Liu, X.**, see Zhuang, H., *TVLSI April 2020* 1043-1049
- Liu, X.**, see Faraone, J., *TVLSI Jan. 2020* 115-128
- Liu, X.**, see Fan, Z., *TVLSI Jan. 2020* 198-211
- Liu, Y.**, Song, T., and Zhuang, Y., A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition; *TVLSI Jan. 2020* 174-187
- Liu, Z.**, see Fan, Z., *TVLSI Jan. 2020* 198-211
- Liyangedera, C.**, see Agrawal, A., *TVLSI Dec. 2020* 2481-2494
- Lopez, H.**, Chan, H., Chiu, K., Tsai, P., and Jou, S.J., A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm; *TVLSI April 2020* 926-939
- Lu, A.**, Peng, X., Luo, Y., and Yu, S., Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint; *TVLSI Sept. 2020* 1945-1952
- Lu, L.**, Yoo, T., Le, V.L., and Kim, T.T., A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines; *TVLSI June 2020* 1345-1356
- Lu, L.**, see Chen, Y., *TVLSI Dec. 2020* 2636-2649
- Lu, S.**, Yu, S., Hsu, C., Sun, C., Hashizume, M., and Yotsuyanagi, H., Fault-Aware Dependability Enhancement Techniques for Flash Memories; *TVLSI March 2020* 634-645
- Lu, W.**, see Lin, Z., *TVLSI May 2020* 1316-1320
- Lu, Z.**, see Chen, Q., *TVLSI June 2020* 1540-1544
- Luo, P.**, see Liu, M., *TVLSI May 2020* 1331-1335
- Luo, Q.**, see Liu, C., *TVLSI Nov. 2020* 2469-2473
- Luo, X.**, see Pan, Q., *TVLSI Oct. 2020* 2099-2108
- Luo, Y.**, see Wang, Y., *TVLSI April 2020* 864-875
- Luo, Y.**, see Lu, A., *TVLSI Sept. 2020* 1945-1952
- Luo, Y.**, see Dong, H., *TVLSI Sept. 2020* 2014-2027
- Luo, Y.**, see Xiao, S., *TVLSI Sept. 2020* 1966-1978
- Luu, J.**, see Murray, K.E., *TVLSI June 2020* 1378-1391
- Lv, H.**, see Liu, C., *TVLSI Nov. 2020* 2469-2473
- Lv, Y.**, see Xie, C., *TVLSI July 2020* 1652-1664
- M**
- Ma, C.**, see Pan, D., *TVLSI Jan. 2020* 243-251
- Ma, X.**, see Li, G., *TVLSI Nov. 2020* 2290-2299
- Madhukumar, A.S.**, see Mathew, L.K., *TVLSI Sept. 2020* 2074-2078
- Maeda, R.K.V.**, see Li, H., *TVLSI May 2020* 1150-1163
- Maeda, R.K.V.**, see Tian, Z., *TVLSI May 2020* 1128-1140
- Maestro, J.A.**, see Aranda, L.A., *TVLSI May 2020* 1336-1340
- Mahmoodi, M.R.**, see Bavandpour, M., *TVLSI March 2020* 823-827
- Mak, P.**, see Vitee, N., *TVLSI March 2020* 700-713
- Mak, P.**, see Vitee, N., *TVLSI May 2020* 1164-1174
- Mak, T.**, see Ding, Q., *TVLSI Sept. 2020* 2042-2054
- Manasi, S.D.**, Snigdha, F.S., and Sapatnekar, S.S., NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients; *TVLSI Aug. 2020* 1844-1857
- Mandal, S.**, Dasgupta, P., Hazra, A., and Mohan, C.R., Assertions for Protecting Mixed-Signal Latency Contracts in Power Management; *TVLSI Aug. 2020* 1745-1756
- Manikantta Reddy, K.**, Vasantha, M.H., Nithin Kumar, Y.B., and Dwivedi, D., Design of Approximate Booth Squarer for Error-Tolerant Computing; *TVLSI May 2020* 1230-1241
- Mann, R.W.**, Zhao, M., Kwon, O.S., Cao, X., Parihar, S., Ahosan Ul Karim, M., Higman, J., Versaggi, J., and Carter, R., Bias-Dependent Variation in FinFET SRAM; *TVLSI May 2020* 1341-1344
- Mao, J.**, see Chen, L., *TVLSI Feb. 2020* 421-432
- Mao, W.**, Lin, J., and Wang, Z., F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration; *TVLSI Aug. 2020* 1867-1880
- Maragkoudaki, E.**, and Pavlidis, V.F., Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication; *TVLSI Dec. 2020* 2551-2562
- Mardani Kamali, H.**, see Roshanifefat, S., *TVLSI April 2020* 954-967
- Marques, G.C.**, see Erozan, A.T., *TVLSI Nov. 2020* 2448-2458
- Marquez, J.C.J.S.**, see Chen, P., *TVLSI April 2020* 904-913
- Marquez, J.C.J.S.**, see Chen, P., *TVLSI Nov. 2020* 2233-2242
- Martins, M.G.A.**, see Isgenc, M.M., *TVLSI Feb. 2020* 585-595
- Martins, R.P.**, see Vitee, N., *TVLSI March 2020* 700-713
- Martins, R.P.**, see Vitee, N., *TVLSI May 2020* 1164-1174
- Mashoufi, B.**, see Fathi, A., *TVLSI June 2020* 1403-1412
- Mathew, L.K.**, Shanker, S., Vinod, A.P., and Madhukumar, A.S., A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks; *TVLSI Sept. 2020* 2074-2078
- McCarthy, D.**, see Mukim, P., *TVLSI May 2020* 1242-1255
- McCullough, C.**, see Murray, K.E., *TVLSI June 2020* 1378-1391
- Mecha, H.**, see Moreno, A.A., *TVLSI Sept. 2020* 1993-2003
- Meher, P.K.**, see Mohanty, B.K., *TVLSI May 2020* 1221-1229
- Meher, P.K.**, see Ray, D., *TVLSI May 2020* 1321-1325
- Mehta, N.**, see Wright, J.C., *TVLSI Dec. 2020* 2721-2725
- Mert, A.C.**, Ozturk, E., and Savas, E., Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme; *TVLSI Feb. 2020* 353-362
- Miao, J.**, see Xie, C., *TVLSI July 2020* 1652-1664
- Miao, J.**, see Asif, M., *TVLSI Jan. 2020* 129-141
- Miao, R.**, see Sun, R., *TVLSI Feb. 2020* 565-575
- Michael, M.K.**, see Hadjitheophanous, S., *TVLSI Feb. 2020* 553-564
- Michalka, T.**, see Yu, H., *TVLSI Jan. 2020* 233-242
- Milder, P.**, see Rathore, M., *TVLSI July 2020* 1665-1675
- Miller, M.**, see Mukim, P., *TVLSI May 2020* 1242-1255
- Milor, L.**, see Zhang, R., *TVLSI March 2020* 620-633
- Milor, L.**, see Wu, Y., *TVLSI Dec. 2020* 2658-2671
- Min, H.**, see Pan, D., *TVLSI Jan. 2020* 243-251
- Miyake, Y.**, see Chen, P., *TVLSI April 2020* 904-913
- Moghaddasi, I.**, Salehi Nasab, M.E., and Kargahi, M., Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors; *TVLSI Feb. 2020* 433-442
- Mohajer, S.**, see Wang, Z., *TVLSI Aug. 2020* 1821-1832
- Mohan, C.R.**, see Mandal, S., *TVLSI Aug. 2020* 1745-1756
- Mohanty, B.K.**, and Meher, P.K., An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation; *TVLSI May 2020* 1221-1229
- Mohseni, H.**, see Fahim, F., *TVLSI Feb. 2020* 576-584
- Mokhov, A.**, see de Gennaro, A., *TVLSI June 2020* 1527-1539
- Moos, T.**, Moradi, A., and Richter, B., Static Power Side-Channel Analysis—An Investigation of Measurement Factors; *TVLSI Feb. 2020* 376-389
- Moos, T.**, see Ghandali, S., *TVLSI June 2020* 1435-1448
- Moradi, A.**, see Moos, T., *TVLSI Feb. 2020* 376-389
- Moradi, A.**, see Ghandali, S., *TVLSI June 2020* 1435-1448
- Moreno, A.A.**, Olivito, J., Resano, J., and Mecha, H., Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems; *TVLSI Sept. 2020* 1993-2003
- Mosalmani, A.**, Khoei, M., and Shoaie, O., A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer; *TVLSI May 2020* 1185-1194
- Mrazek, V.**, see Ansari, M.S., *TVLSI Feb. 2020* 317-328
- Mukaida, S.**, see Onizawa, N., *TVLSI Oct. 2020* 2171-2181

- Mukhopadhyay, S.**, see Shylendra, A., *TVLSI Aug. 2020 1833-1843*
- Mukhopadhyay, S.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Mukim, P.**, Dalakoti, A., McCarthy, D., Segal, C., Miller, M., Buckwalter, J.F., and Brewer, F., Design and Analysis of Collective Pulse Oscillators; *TVLSI May 2020 1242-1255*
- Murali, G.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Murray, K.E.**, Luu, J., Walker, M.J.P., McCullough, C., Wang, S., Huda, S., Yan, B., Chiasson, C., Kent, K.B., Anderson, J., Rose, J., and Betz, V., Optimizing FPGA Logic Block Architectures for Arithmetic; *TVLSI June 2020 1378-1391*
- Musavvir, S.**, Chatterjee, A., Kim, R.G., Kim, D.H., and Pande, P.P., Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration; *TVLSI March 2020 686-699*
- Muslim, F.B.**, see Zahir, A., *TVLSI Dec. 2020 2726-2730*
- My Qui, N.**, see Chen, P., *TVLSI April 2020 904-913*

N

- Nagarajan, K.**, see De, A., *TVLSI April 2020 968-979*
- Nan, L.**, see Du, Y., *TVLSI May 2020 1302-1315*
- Nasim Imtiaz Khan, M.**, see De, A., *TVLSI April 2020 968-979*
- Neophytou, S.N.**, see Hadjitheophanous, S., *TVLSI Feb. 2020 553-564*
- Ni, T.**, Liu, D., Xu, Q., Huang, Z., Liang, H., and Yan, A., Architecture of Cobweb-Based Redundant TSV for Clustered Faults; *TVLSI July 2020 1736-1739*
- Nicolici, N.**, see Pogue, T.E., *TVLSI March 2020 750-763*
- Nicopoulos, C.**, see Konstantinou, D., *TVLSI Jan. 2020 302-306*
- Niemier, M.**, see Reis, D., *TVLSI Nov. 2020 2300-2313*
- Nikolic, B.**, see Wright, J.C., *TVLSI Dec. 2020 2721-2725*
- Nithin Kumar, Y.B.**, see Manikanta Reddy, K., *TVLSI May 2020 1230-1241*
- Niu, K.**, see Song, W., *TVLSI July 2020 1690-1702*
- Njilla, L.L.**, see Yan, W., *TVLSI Oct. 2020 2196-2209*

O

- Oboril, F.**, see Golanbari, M.S., *TVLSI Feb. 2020 443-455*
- Ogrenci-Memik, S.**, see Fahim, F., *TVLSI Feb. 2020 576-584*
- Oh, T.W.**, see Park, J., *TVLSI April 2020 1079-1083*
- Olivito, J.**, see Moreno, A.A., *TVLSI Sept. 2020 1993-2003*
- Onizawa, N.**, see Alhaj Ali, K., *TVLSI Nov. 2020 2370-2382*
- Onizawa, N.**, Mukaida, S., Tamakoshi, A., Yamagata, H., Fujita, H., and Hanyu, T., High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter; *TVLSI Oct. 2020 2171-2181*
- Ozturk, E.**, see Mert, A.C., *TVLSI Feb. 2020 353-362*

P

- Paar, C.**, see Ghandali, S., *TVLSI June 2020 1435-1448*
- Pae, H.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Pagliarini, S.N.**, see Isgenc, M.M., *TVLSI Feb. 2020 585-595*
- Pal, R.K.**, see Datta, P., *TVLSI Dec. 2020 2584-2597*
- Pal, S.**, Petrisko, D., Kumar, R., and Gupta, P., Design Space Exploration for Chiplet-Assembly-Based Processors; *TVLSI April 2020 1062-1073*
- Paliwal, P.**, Yadav, V., Ali, Z., and Gupta, S., A Fast Settling Fractional-N DPPLL With Loop-Order Switching; *TVLSI March 2020 714-725*
- Pan, D.**, Ma, C., Cheng, L., and Min, H., A Highly Efficient Conditional Feed-through Pulsed Flip-Flop for High-Speed Applications; *TVLSI Jan. 2020 243-251*
- Pan, D.Z.**, see Kwon, T., *TVLSI May 2020 1256-1268*
- Pan, H.**, see Wang, Y., *TVLSI April 2020 864-875*
- Pan, H.**, see Dong, H., *TVLSI Sept. 2020 2014-2027*
- Pan, Q.**, Wang, L., Luo, X., and Yue, C.P., A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder; *TVLSI Oct. 2020 2099-2108*
- Pande, P.P.**, see Musavvir, S., *TVLSI March 2020 686-699*

- Pandey, P.**, Basu, P., Chakraborty, K., and Roy, S., GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit; *TVLSI July 2020 1557-1566*
- Parihar, S.**, see Mann, R.W., *TVLSI May 2020 1341-1344*
- Park, H.**, see Seo, J., *TVLSI March 2020 818-822*
- Park, H.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Park, H.K.**, Ahn, H.K., and Jung, S., A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM; *TVLSI Dec. 2020 2650-2657*
- Park, J.**, Oh, T.W., and Jung, S., pMOS Pass Gate Local Bitline SRAM Architecture With Virtual V_{SS} for Near-Threshold Operation; *TVLSI April 2020 1079-1083*
- Park, J.**, see Qureshi, M.A., *TVLSI June 2020 1357-1370*
- Park, J.**, Cho, S., Lim, T., and Tehranipoor, M., QEC: A Quantum Entropy Chip and Its Applications; *TVLSI June 2020 1471-1484*
- Park, J.**, see Jang, S., *TVLSI Aug. 2020 1893-1900*
- Park, J.**, see Ryu, K., *TVLSI Nov. 2020 2257-2267*
- Park, J.S.**, see Li, T., *TVLSI Dec. 2020 2623-2635*
- Park, J.W.**, Lee, H., Kim, B., Kang, D., Jin, S.O., Kim, H., and Lee, H., A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement; *TVLSI Jan. 2020 101-114*
- Paschalis, A.**, see Theodoropoulos, D., *TVLSI May 2020 1118-1127*
- Paschalis, A.**, see Tsigkanos, A., *TVLSI Nov. 2020 2397-2409*
- Pastuszak, G.**, Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders; *TVLSI Dec. 2020 2573-2583*
- Pavlidis, V.F.**, see Maragkoudaki, E., *TVLSI Dec. 2020 2551-2562*
- Pedram, M.**, see Bank-Tavakoli, E., *TVLSI March 2020 838-842*
- Pedram, M.**, see Afzali-Kusha, H., *TVLSI May 2020 1207-1220*
- Pedram, M.**, see Vahdat, S., *TVLSI July 2020 1578-1588*
- Pedram, M.**, see Soltani, M., *TVLSI Jan. 2020 287-291*
- Pedram, M.**, see Yarmand, R., *TVLSI Jan. 2020 273-286*
- Peng, C.**, see Zhao, Q., *TVLSI March 2020 848-852*
- Peng, C.**, see Lin, Z., *TVLSI March 2020 607-619*
- Peng, C.**, see Lin, Z., *TVLSI May 2020 1316-1320*
- Peng, S.**, see Chen, L., *TVLSI Feb. 2020 421-432*
- Peng, X.**, see Lu, A., *TVLSI Sept. 2020 1945-1952*
- Peng, X.**, see Zhuang, H., *TVLSI Dec. 2020 2699-2707*
- Peon-Quiros, M.**, see Duch, L., *TVLSI Oct. 2020 2122-2133*
- Petrisko, D.**, see Pal, S., *TVLSI April 2020 1062-1073*
- Phoon, J.**, Lee, W., Wong, D.C., Yap, W., and Goi, B., Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA; *TVLSI Dec. 2020 2672-2684*
- Pileggi, L.**, see Isgenc, M.M., *TVLSI Feb. 2020 585-595*
- Platzner, M.**, see Witschen, L., *TVLSI Sept. 2020 2084-2088*
- Pogue, T.E.**, and Nicolici, N., Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks; *TVLSI March 2020 750-763*
- Pomeranz, I.**, Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage; *TVLSI Feb. 2020 544-552*
- Pomeranz, I.**, RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation; *TVLSI Aug. 2020 1930-1934*
- Pomeranz, I.**, Broad-Brush Compaction for Sequential Test Generation; *TVLSI Aug. 2020 1940-1944*
- Pomeranz, I.**, Selection of Primary Output Vectors to Observe Under Multicycle Tests; *TVLSI Jan. 2020 156-162*
- Provelengios, G.**, Holcomb, D., and Tessier, R., Power Distribution Attacks in Multitenant FPGAs; *TVLSI Dec. 2020 2685-2698*
- Psarras, A.**, see Konstantinou, D., *TVLSI Jan. 2020 302-306*

Q

- Qian, J.**, see Sun, R., *TVLSI Feb. 2020 565-575*
- Qiao, F.**, see Fan, Z., *TVLSI Jan. 2020 198-211*
- Qin, E.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Qiu, L.**, see Sun, J., *TVLSI April 2020 1074-1078*
- Qoutb, A.G.**, and Friedman, E.G., Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems; *TVLSI June 2020 1505-1512*
- Qu, Z.**, see Fan, Z., *TVLSI Jan. 2020 198-211*

Qureshi, M.A., Park, J., and Kim, S., SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches; *TVLSI June 2020 1357-1370*

R

Rabaey, J.M., Human-Centric Computing; *TVLSI Jan. 2020 3-11*
Radakovits, D., see Ganjeheizadeh Rohani, S., *TVLSI Jan. 2020 297-301*
Radonjic, A., Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte; *TVLSI Aug. 2020 1901-1908*
Raghunathan, A., see Ranjan, A., *TVLSI April 2020 980-991*
Raghunathan, A., see Jain, S., *TVLSI July 2020 1567-1577*
Raghunathan, V., see Ranjan, A., *TVLSI April 2020 980-991*
Raha, A., see Ranjan, A., *TVLSI April 2020 980-991*
Rahimpour, S., Flayyih, W.N., Kamsani, N.A., Hashim, S.J., Stan, M.R., and Rokhani, F.Z.B., Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing; *TVLSI Oct. 2020 2210-2222*
Rahman, F., see Yu, L., *TVLSI Feb. 2020 339-352*
Rahman, F., see Stern, A., *TVLSI Feb. 2020 363-375*
Rahman, N.M., see Kim, J., *TVLSI Nov. 2020 2424-2437*
Raj, N., Ranjan, R.K., and Khateb, F., Flux-Controlled Memristor Emulator and Its Experimental Results; *TVLSI April 2020 1050-1061*
Raja, I., and Banerjee, G., A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios; *TVLSI Oct. 2020 2109-2121*
Rajendran, J., see Jayasankaran, N.G., *TVLSI Oct. 2020 2157-2170*
Ramesh, N., see Danesh, M., *TVLSI Nov. 2020 2280-2289*
Ramiah, H., see Vitee, N., *TVLSI March 2020 700-713*
Ramiah, H., see Vitee, N., *TVLSI May 2020 1164-1174*
Ranasinghe, A.C., and Gerez, S.H., Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers; *TVLSI Sept. 2020 2028-2041*
Ranjan, A., Raha, A., Raghunathan, V., and Raghunathan, A., Approximate Memory Compression; *TVLSI April 2020 980-991*
Ranjan, R.K., see Raj, N., *TVLSI April 2020 1050-1061*
Rasheed, F., see Erozan, A.T., *TVLSI June 2020 1496-1504*
Rathor, M., see Sengupta, A., *TVLSI Sept. 2020 1979-1992*
Rathore, M., Milder, P., and Salman, E., Error Probability Models for Voltage-Scaled Multiply-Accumulate Units; *TVLSI July 2020 1665-1675*
Ray, D., George, N.V., and Meher, P.K., Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters; *TVLSI May 2020 1321-1325*
Reddy, S.A., see Kalanadhabhatta, S., *TVLSI July 2020 1740-1744*
Reis, D., Takeshita, J., Jung, T., Niemier, M., and Hu, X.S., Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption; *TVLSI Nov. 2020 2300-2313*
Resano, J., see Moreno, A.A., *TVLSI Sept. 2020 1993-2003*
Reviriego, P., see Zahir, A., *TVLSI Dec. 2020 2726-2730*
Reviriego, P., see Gao, Z., *TVLSI Dec. 2020 2563-2572*
Rezaul Hasan, S.M., see Kumari, M., *TVLSI March 2020 833-837*
Riad, J., see Fordjour, S.A., *TVLSI July 2020 1621-1629*
Richter, B., see Moos, T., *TVLSI Feb. 2020 376-389*
Rizk, M., see Alhaj Ali, K., *TVLSI Nov. 2020 2370-2382*
Rokhani, F.Z.B., see Rahimpour, S., *TVLSI Oct. 2020 2210-2222*
Rose, J., see Murray, K.E., *TVLSI June 2020 1378-1391*
Roshanifefat, S., Mardani Kamali, H., Homayoun, H., and Sasan, A., SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain; *TVLSI April 2020 954-967*
Roy, D., see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
Roy, K., see Kim, J., *TVLSI Nov. 2020 2424-2437*
Roy, K., see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
Roy, M., see Kar, B., *TVLSI Dec. 2020 2518-2529*
Roy, S., see Sanyal, S., *TVLSI Feb. 2020 456-466*
Roy, S., see Pandey, P., *TVLSI July 2020 1557-1566*
Ryu, K., Lee, K., Lim, J., Kim, J., Pae, H., Park, J., Lim, H., and Lee, J., An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits; *TVLSI Nov. 2020 2257-2267*

S

Sadasivuni, S., see Danesh, M., *TVLSI Nov. 2020 2280-2289*
Sahay, S., see Bavandpour, M., *TVLSI March 2020 823-827*
Sahoo, B.D., see Kumar, A.R.A., *TVLSI Jan. 2020 212-223*
Salehi, S.A., Low-Cost Stochastic Number Generators for Stochastic Computing; *TVLSI April 2020 992-1001*
Salehi Nasab, M.E., see Moghaddasi, I., *TVLSI Feb. 2020 433-442*
Salman, E., see Rathore, M., *TVLSI July 2020 1665-1675*
Sampath, S., see Wang, C., *TVLSI Sept. 2020 2069-2073*
Sanabria-Borbon, A., see Jayasankaran, N.G., *TVLSI Oct. 2020 2157-2170*
Sanchez-Macian, A., see Aranda, L.A., *TVLSI May 2020 1336-1340*
Sanchez-Sinencio, E., see Fordjour, S.A., *TVLSI July 2020 1621-1629*
Sanchez-Sinencio, E., see Lavalle-Aviles, F., *TVLSI Aug. 2020 1757-1769*
Sanchez-Sinencio, E., see Jayasankaran, N.G., *TVLSI Oct. 2020 2157-2170*
Sanyal, A., see Danesh, M., *TVLSI Nov. 2020 2280-2289*
Sanyal, A., Basu, P., Bal, A., Roy, S., and Chakraborty, K., Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis; *TVLSI Feb. 2020 456-466*
Sapatnekar, S.S., see Manasi, S.D., *TVLSI Aug. 2020 1844-1857*
Sarangi, S.R., see Sultan, H., *TVLSI Nov. 2020 2342-2355*
Sarkar, A., Banerjee, S., and Ghosh, S., An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment; *TVLSI Dec. 2020 2598-2611*
Sarma, R.K., Khan, M.T., Shaik, R.A., and Hazarika, J., A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter; *TVLSI Jan. 2020 188-197*
Sasan, A., see Roshanifefat, S., *TVLSI April 2020 954-967*
Savaria, Y., see Hasib, O.A., *TVLSI March 2020 764-776*
Savas, E., see Mert, A.C., *TVLSI Feb. 2020 353-362*
Saxena, U., see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
Schaafsma, S., see Balaji, A., *TVLSI Jan. 2020 76-86*
Schaffner, M., see Cavalcante, M., *TVLSI Feb. 2020 530-543*
Schmidt, C., see Wright, J.C., *TVLSI Dec. 2020 2721-2725*
Schuike, F., see Cavalcante, M., *TVLSI Feb. 2020 530-543*
Segal, C., see Mukim, P., *TVLSI May 2020 1242-1255*
Sekanina, L., see Ansari, M.S., *TVLSI Feb. 2020 317-328*
Sengupta, A., and Rathor, M., Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting; *TVLSI Sept. 2020 1979-1992*
Sengupta, A., see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
Seo, J., Ko, J., Lim, K., Lee, S., Sim, J., Park, H., and Kim, B., A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels; *TVLSI March 2020 818-822*
Seo, J., see Yin, S., *TVLSI Jan. 2020 48-61*
Seok, M., see Yin, S., *TVLSI Jan. 2020 48-61*
Shaik, R.A., see Yalamarthy, K.P., *TVLSI Feb. 2020 329-338*
Shaik, R.A., see Sarma, R.K., *TVLSI Jan. 2020 188-197*
Shang, X., see Shen, S., *TVLSI Jan. 2020 252-262*
Shanker, S., see Mathew, L.K., *TVLSI Sept. 2020 2074-2078*
Shao, T., see Shen, S., *TVLSI Jan. 2020 252-262*
Sharma, K.K., see Kandpal, J., *TVLSI June 2020 1413-1422*
Sharma, S.K., see Joshi, A., *TVLSI Nov. 2020 2268-2279*
Sharmin, S., see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
Shen, C., see Cheng, H., *TVLSI Dec. 2020 2612-2622*
Shen, H., see Zhu, C., *TVLSI Sept. 2020 1953-1965*
Shen, L.L., see Ahmed, I., *TVLSI April 2020 890-903*
Shen, Q., see Wang, Y., *TVLSI April 2020 864-875*
Shen, S., Shao, T., Shang, X., Guo, Y., Ling, M., Yang, J., and Shi, L., TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages; *TVLSI Jan. 2020 252-262*
Shen, Y., see Ji, C., *TVLSI July 2020 1703-1716*
Shen, Y., see Song, W., *TVLSI July 2020 1690-1702*
Sheng, D., Lin, J., Wang, Y., and Huang, C., High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems; *TVLSI Feb. 2020 492-502*
Shi, C.R., see Wang, A., *TVLSI May 2020 1195-1206*

- Shi, D.**, Gan, W., He, J., and Lam, B., Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control; *TVLSI April 2020 940-953*
- Shi, L.**, see Shen, S., *TVLSI Jan. 2020 252-262*
- Shi, Y.**, see Fu, Y., *TVLSI July 2020 1600-1609*
- Shim, Y.**, see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
- Shimamura, K.**, see Kanno, Y., *TVLSI March 2020 726-735*
- Shoaei, O.**, see Mosalmani, A., *TVLSI May 2020 1185-1194*
- Shrimali, H.**, see Joshi, A., *TVLSI Nov. 2020 2268-2279*
- Shu, J.**, see Li, G., *TVLSI Nov. 2020 2290-2299*
- Shukla, P.**, see Shylendra, A., *TVLSI Aug. 2020 1833-1843*
- Shylendra, A.**, Shukla, P., Mukhopadhyay, S., Bhunia, S., and Trivedi, A.R., Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics; *TVLSI Aug. 2020 1833-1843*
- Silva-Pereira, M.**, Assuncao, M., and Caldinhas Vaz, J., Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors; *TVLSI May 2020 1292-1301*
- Sim, J.**, see Seo, J., *TVLSI March 2020 818-822*
- Sim, J.**, Lee, S., and Kim, L., An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS; *TVLSI Jan. 2020 87-100*
- Singh, A.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Singh, V.**, see Kumar, B., *TVLSI April 2020 1002-1015*
- Sinha Roy, A.**, Biswas, R., and Dhar, A.S., On Fast and Exact Computation of Error Metrics in Approximate LSB Adders; *TVLSI April 2020 876-889*
- Snigdha, F.S.**, see Manasi, S.D., *TVLSI Aug. 2020 1844-1857*
- Sokolov, D.**, see de Gennaro, A., *TVLSI June 2020 1527-1539*
- Soltani, M.**, Kamal, M., Afzali-Kusha, A., and Pedram, M., RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory; *TVLSI Jan. 2020 287-291*
- Somappa, L.**, and Baghini, M.S., A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator; *TVLSI Aug. 2020 1920-1924*
- Song, T.**, see Liu, Y., *TVLSI Jan. 2020 174-187*
- Song, W.**, see Chen, Q., *TVLSI June 2020 1540-1544*
- Song, W.**, Shen, Y., Li, L., Niu, K., and Zhang, C., A General Construction and Encoder Implementation of Polar Codes; *TVLSI July 2020 1690-1702*
- Song, Z.**, see Xie, C., *TVLSI July 2020 1652-1664*
- Srinivasan, G.**, see Agrawal, A., *TVLSI Dec. 2020 2481-2494*
- Stamoulis, G.**, see Floros, G., *TVLSI July 2020 1610-1620*
- Stan, M.R.**, see Rahimpour, S., *TVLSI Oct. 2020 2210-2222*
- Stern, A.**, Botero, U., Rahman, F., Forte, D., and Tehranipoor, M., EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification; *TVLSI Feb. 2020 363-375*
- Strukov, D.**, see Bavandpour, M., *TVLSI March 2020 823-827*
- Su, G.**, see Tan, L., *TVLSI Feb. 2020 596-606*
- Sultan, H.**, and Sarangi, S.R., A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips; *TVLSI Nov. 2020 2342-2355*
- Sun, C.**, see Lu, S., *TVLSI March 2020 634-645*
- Sun, J.**, Zhang, M., Qiu, L., Wu, J., and Liu, W., Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators; *TVLSI April 2020 1074-1078*
- Sun, R.**, Qian, J., Jose, R.H., Gong, Z., Miao, R., Xue, W., and Liu, P., A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator; *TVLSI Feb. 2020 565-575*
- Sun, R.**, see Chen, Q., *TVLSI June 2020 1540-1544*
- Sun, Y.**, see Fan, Z., *TVLSI Jan. 2020 198-211*
- Sun, Z.**, see Chen, L., *TVLSI Feb. 2020 421-432*
- Suresh, P.**, see Wang, C., *TVLSI Sept. 2020 2069-2073*
- Swaminathan, M.**, see Yu, H., *TVLSI July 2020 1630-1637*
- Swaminathan, M.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Swaminathan, M.**, see Yu, H., *TVLSI Jan. 2020 233-242*
- Tahoori, M.B.**, see Golanbari, M.S., *TVLSI Feb. 2020 443-455*
- Tahoori, M.B.**, see Erozan, A.T., *TVLSI June 2020 1496-1504*
- Tahoori, M.B.**, see Erozan, A.T., *TVLSI June 2020 1485-1495*
- Tahoori, M.B.**, see Erozan, A.T., *TVLSI Nov. 2020 2448-2458*
- Tahoori, M.B.**, see Ben Dodo, S., *TVLSI Jan. 2020 263-272*
- Takeshita, J.**, see Reis, D., *TVLSI Nov. 2020 2300-2313*
- Tamakoshi, A.**, see Onizawa, N., *TVLSI Oct. 2020 2171-2181*
- Tan, L.**, Li, Z., Su, G., and Wang, D., Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits; *TVLSI Feb. 2020 596-606*
- Tan, S.X.**, see Chen, L., *TVLSI Feb. 2020 421-432*
- Tang, B.**, see Gui, X., *TVLSI July 2020 1589-1599*
- Tang, H.**, see Zhuang, H., *TVLSI Dec. 2020 2699-2707*
- Tang, M.**, see Chen, L., *TVLSI Feb. 2020 421-432*
- Tang, R.**, see Gui, X., *TVLSI July 2020 1589-1599*
- Tavares, Y.A.**, Lee, K., and Lee, M., All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization; *TVLSI May 2020 1175-1184*
- Tehranipoor, M.**, see Yu, L., *TVLSI Feb. 2020 339-352*
- Tehranipoor, M.**, see Stern, A., *TVLSI Feb. 2020 363-375*
- Tehranipoor, M.**, see Park, J., *TVLSI June 2020 1471-1484*
- Teman, A.**, see Bonetti, A., *TVLSI March 2020 646-659*
- Tessier, R.**, see Provelengios, G., *TVLSI Dec. 2020 2685-2698*
- Theodoropoulos, D.**, Kranitis, N., Tsigkanos, A., and Paschalis, A., Efficient Architectures for Multigigabit CCSDS LDPC Encoders; *TVLSI May 2020 1118-1127*
- Theodoropoulos, D.**, see Tsigkanos, A., *TVLSI Nov. 2020 2397-2409*
- Thibeault, C.**, see Hasib, O.A., *TVLSI March 2020 764-776*
- Thornton, M.A.**, see Wang, X., *TVLSI Jan. 2020 12-22*
- Tian, M.**, see Li, Z., *TVLSI Nov. 2020 2243-2256*
- Tian, Z.**, see Li, H., *TVLSI May 2020 1150-1163*
- Tian, Z.**, Xu, J., Li, H., and Maeda, R.K.V., Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing; *TVLSI May 2020 1128-1140*
- Toba, T.**, see Kanno, Y., *TVLSI March 2020 726-735*
- Tomar, A.**, see Kandpal, J., *TVLSI June 2020 1413-1422*
- Tong, C.**, see Zhuang, H., *TVLSI Dec. 2020 2699-2707*
- Torun, H.M.**, see Kim, J., *TVLSI Nov. 2020 2424-2437*
- Tragoudas, S.**, see Javvaji, P.K., *TVLSI Jan. 2020 163-173*
- Tran, X.**, see Dang, K.N., *TVLSI March 2020 672-685*
- Trivedi, A.R.**, see Shylendra, A., *TVLSI Aug. 2020 1833-1843*
- Truhachev, D.**, see Li, S., *TVLSI March 2020 843-847*
- Tsai, P.**, see Lopez, H., *TVLSI April 2020 926-939*
- Tsao, H.**, see Lin, Y., *TVLSI Jan. 2020 23-34*
- Tsigkanos, A.**, see Theodoropoulos, D., *TVLSI May 2020 1118-1127*
- Tsigkanos, A.**, Kranitis, N., Theodoropoulos, D., and Paschalis, A., High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1; *TVLSI Nov. 2020 2397-2409*

U

- Ullah, A.**, see Zahir, A., *TVLSI Dec. 2020 2726-2730*
- Ullah, I.**, Yang, J., and Chung, J., ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs; *TVLSI April 2020 1084-1088*
- Ullah, Z.**, see Irfan, M., *TVLSI Aug. 2020 1925-1929*

V

- Vaeztourshizi, M.**, see Afzali-Kusha, H., *TVLSI May 2020 1207-1220*
- Vahdat, S.**, Kamal, M., Afzali-Kusha, A., and Pedram, M., Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications; *TVLSI July 2020 1578-1588*
- Vasanth, M.H.**, see Manikantta Reddy, K., *TVLSI May 2020 1230-1241*
- Vasicek, Z.**, see Ansari, M.S., *TVLSI Feb. 2020 317-328*
- Venkatasubramanian, A.B.**, see Danesh, M., *TVLSI Nov. 2020 2280-2289*
- Versaggi, J.**, see Mann, R.W., *TVLSI May 2020 1341-1344*

T

Taherinejad, N., see Ganjeheizadeh Rohani, S., *TVLSI Jan. 2020 297-301*

- Vinod, A.P.**, see Mathew, L.K., *TVLSI Sept. 2020 2074-2078*
- Vitee, N.**, Ramiah, H., Mak, P., Yin, J., and Martins, R.P., A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique; *TVLSI March 2020 700-713*
- Vitee, N.**, Ramiah, H., Mak, P., Yin, J., and Martins, R.P., A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF; *TVLSI May 2020 1164-1174*

W

- Wahid, K.A.**, see Bahar, A.N., *TVLSI Dec. 2020 2530-2539*
- Walker, M.J.P.**, see Murray, K.E., *TVLSI June 2020 1378-1391*
- Wang, A.**, and Shi, C.R., Analysis of Passive Charge Sharing-Based Segmented SAR ADCs; *TVLSI May 2020 1195-1206*
- Wang, C.**, Chao, K., Sampath, S., and Suresh, P., Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process; *TVLSI Sept. 2020 2069-2073*
- Wang, C.**, see Yang, P., *TVLSI Sept. 2020 2004-2013*
- Wang, D.**, see Tan, L., *TVLSI Feb. 2020 596-606*
- Wang, D.**, and Chan, P.K., A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability; *TVLSI Feb. 2020 390-402*
- Wang, D.**, see Fu, Y., *TVLSI July 2020 1600-1609*
- Wang, G.Y.**, see Erozan, A.T., *TVLSI June 2020 1485-1495*
- Wang, H.**, see Zhuang, H., *TVLSI April 2020 1043-1049*
- Wang, H.**, see Li, T., *TVLSI Dec. 2020 2623-2635*
- Wang, J.**, Li, S., and Li, X., Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory; *TVLSI July 2020 1676-1689*
- Wang, J.**, see Xiao, S., *TVLSI Sept. 2020 1966-1978*
- Wang, K.**, see Yu, Y., *TVLSI July 2020 1545-1556*
- Wang, K.**, see Yu, Y., *TVLSI Jan. 2020 35-47*
- Wang, K.L.**, see Lee, A., *TVLSI June 2020 1371-1377*
- Wang, L.**, see Pan, Q., *TVLSI Oct. 2020 2099-2108*
- Wang, M.**, see Yu, Y., *TVLSI July 2020 1545-1556*
- Wang, M.**, see Dong, H., *TVLSI Sept. 2020 2014-2027*
- Wang, P.**, see Wen, L., *TVLSI Aug. 2020 1935-1939*
- Wang, P.**, see Li, G., *TVLSI Nov. 2020 2290-2299*
- Wang, Q.**, see Xie, C., *TVLSI July 2020 1652-1664*
- Wang, Q.**, see Liu, C., *TVLSI Nov. 2020 2469-2473*
- Wang, R.**, see Chen, P., *TVLSI April 2020 904-913*
- Wang, R.**, see Chen, P., *TVLSI Nov. 2020 2233-2242*
- Wang, S.**, see Murray, K.E., *TVLSI June 2020 1378-1391*
- Wang, W.**, see Yang, J., *TVLSI June 2020 1423-1434*
- Wang, X.**, see Yu, L., *TVLSI Feb. 2020 339-352*
- Wang, X.**, see Fu, Y., *TVLSI July 2020 1600-1609*
- Wang, X.**, see Yang, P., *TVLSI Sept. 2020 2004-2013*
- Wang, X.**, Zhao, Z., Xu, D., Zhang, Z., Hao, Q., and Liu, M., An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor; *TVLSI Nov. 2020 2314-2327*
- Wang, X.**, Liu, T., Guo, S., Thornton, M.A., and Gui, P., A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS; *TVLSI Jan. 2020 12-22*
- Wang, Y.**, see Sheng, D., *TVLSI Feb. 2020 492-502*
- Wang, Y.**, see Lin, Z., *TVLSI March 2020 607-619*
- Wang, Y.**, Luo, Y., Wang, Z., Shen, Q., and Pan, H., GH CORDIC-Based Architecture for Computing Nth Root of Single-Precision Floating-Point Number; *TVLSI April 2020 864-875*
- Wang, Y.**, Liu, J., and Hu, J., Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors; *TVLSI Aug. 2020 1796-1806*
- Wang, Z.**, see Wang, Y., *TVLSI April 2020 864-875*
- Wang, Z.**, see Li, H., *TVLSI May 2020 1150-1163*
- Wang, Z.**, see Li, H., *TVLSI May 2020 1150-1163*
- Wang, Z.**, see Mao, W., *TVLSI Aug. 2020 1867-1880*
- Wang, Z.**, Larso, D., Barker, M., Mohajer, S., and Bazargan, K., Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel; *TVLSI Aug. 2020 1821-1832*
- Wang, Z.**, see Yang, P., *TVLSI Sept. 2020 2004-2013*
- Wang, Z.**, see Cui, H., *TVLSI Nov. 2020 2464-2468*
- Weckx, P.**, see Duch, L., *TVLSI Oct. 2020 2122-2133*
- Wei, Q.**, see Fan, Z., *TVLSI Jan. 2020 198-211*
- Weller, D.D.**, see Erozan, A.T., *TVLSI June 2020 1496-1504*
- Weller, D.D.**, see Erozan, A.T., *TVLSI Nov. 2020 2448-2458*
- Wells, J.**, see Bailey, T.J., *TVLSI Nov. 2020 2410-2423*
- Wen, C.H.**, see Lin, D.Y., *TVLSI April 2020 1030-1042*
- Wen, L.**, Zhang, Y., and Wang, P., Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications; *TVLSI Aug. 2020 1935-1939*
- Wickerson, J.**, see Li, H., *TVLSI Feb. 2020 516-529*
- Wiersema, T.**, see Witschen, L., *TVLSI Sept. 2020 2084-2088*
- Witschen, L.**, Wiersema, T., and Platzner, M., Proof-Carrying Approximate Circuits; *TVLSI Sept. 2020 2084-2088*
- Wong, D.C.**, see Phoon, J., *TVLSI Dec. 2020 2672-2684*
- Wright, J.C.**, Schmidt, C., Keller, B., Dabbelt, D.P., Kwak, J., Iyer, V., Mehta, N., Chiu, P., Bailey, S., Asanovic, K., and Nikolic, B., A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI; *TVLSI Dec. 2020 2721-2725*
- Wu, C.**, see Yu, Y., *TVLSI Jan. 2020 35-47*
- Wu, D.**, see Lee, A., *TVLSI June 2020 1371-1377*
- Wu, J.**, see Sun, J., *TVLSI April 2020 1074-1078*
- Wu, R.**, see Deng, W., *TVLSI Oct. 2020 2089-2098*
- Wu, X.**, see Zhao, Q., *TVLSI March 2020 848-852*
- Wu, X.**, see Lin, Z., *TVLSI March 2020 607-619*
- Wu, X.**, see Lin, Z., *TVLSI May 2020 1316-1320*
- Wu, Y.**, see Zhao, Q., *TVLSI June 2020 1449-1460*
- Wu, Y.**, Yang, K., Hsu, S., and Milor, L., Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation; *TVLSI Dec. 2020 2658-2671*
- Wu, Y.**, see Balaji, A., *TVLSI Jan. 2020 76-86*

X

- Xiao, J.**, see Liu, M., *TVLSI May 2020 1331-1335*
- Xiao, S.**, Guo, Y., Liao, W., Deng, H., Luo, Y., Zheng, H., Wang, J., Li, C., Li, G., and Yu, Z., NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators; *TVLSI Sept. 2020 1966-1978*
- Xiao, X.**, see Li, K., *TVLSI Feb. 2020 403-413*
- Xie, C.**, Li, X., Lei, Y., Chen, H., Wang, Q., Guo, J., Miao, J., Lv, Y., and Song, Z., BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm; *TVLSI July 2020 1652-1664*
- Xie, Y.**, Joseph Raj, A.N., Hu, Z., Huang, S., Fan, Z., and Joler, M., A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions; *TVLSI Dec. 2020 2540-2550*
- Xu, D.**, see Wang, X., *TVLSI Nov. 2020 2314-2327*
- Xu, J.**, see Li, H., *TVLSI May 2020 1150-1163*
- Xu, J.**, see Tian, Z., *TVLSI May 2020 1128-1140*
- Xu, Q.**, see Ni, T., *TVLSI July 2020 1736-1739*
- Xu, S.**, see Fan, Z., *TVLSI Jan. 2020 198-211*
- Xu, Y.**, see Edstrom, J., *TVLSI Feb. 2020 307-316*
- Xu, Z.**, see Gao, Z., *TVLSI Dec. 2020 2563-2572*
- Xue, W.**, see Sun, R., *TVLSI Feb. 2020 565-575*
- Xue, X.**, see Liu, C., *TVLSI Nov. 2020 2469-2473*

Y

- Yadav, V.**, see Paliwal, P., *TVLSI March 2020 714-725*
- Yalamarthy, K.P.**, Dhall, S., Khan, M.T., and Shaik, R.A., Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTN Network; *TVLSI Feb. 2020 329-338*
- Yamagata, H.**, see Onizawa, N., *TVLSI Oct. 2020 2171-2181*
- Yamaguchi, J.**, see Agnesina, A., *TVLSI Sept. 2020 2055-2068*

- Yan, A.**, see Ni, T., *TVLSI July 2020 1736-1739*
- Yan, B.**, see Murray, K.E., *TVLSI June 2020 1378-1391*
- Yan, J.**, Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement; *TVLSI March 2020 736-749*
- Yan, J.**, Delay-Constrained GNR Routing for Layer Minimization; *TVLSI Nov. 2020 2356-2369*
- Yan, T.**, see Gao, Z., *TVLSI Dec. 2020 2563-2572*
- Yan, W.**, Zhang, N., Njilla, L.L., and Zhang, X., PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications; *TVLSI Oct. 2020 2196-2209*
- Yang, H.**, see Fan, Z., *TVLSI Jan. 2020 198-211*
- Yang, J.**, see Ullah, I., *TVLSI April 2020 1084-1088*
- Yang, J.**, see Kwon, T., *TVLSI May 2020 1256-1268*
- Yang, J.**, Han, J., Dai, F., Wang, W., and Zeng, X., A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques; *TVLSI June 2020 1423-1434*
- Yang, J.**, see Liu, C., *TVLSI Nov. 2020 2469-2473*
- Yang, J.**, see Shen, S., *TVLSI Jan. 2020 252-262*
- Yang, K.**, see Zhang, R., *TVLSI March 2020 620-633*
- Yang, K.**, see Wu, Y., *TVLSI Dec. 2020 2658-2671*
- Yang, P.**, Wang, X., Wang, C., Li, F., Jiang, H., and Wang, Z., A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction; *TVLSI Sept. 2020 2004-2013*
- Yang, S.**, see Zhu, C., *TVLSI Sept. 2020 1953-1965*
- Yang, Y.**, see Liu, M., *TVLSI May 2020 1331-1335*
- Yang-Scharlotta, J.**, see Agnesina, A., *TVLSI Sept. 2020 2055-2068*
- Yap, W.**, see Phoon, J., *TVLSI Dec. 2020 2672-2684*
- Yarmand, R.**, Kamal, M., Afzali-Kusha, A., and Pedram, M., DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy; *TVLSI Jan. 2020 273-286*
- Ye, M.**, Zheng, X., Li, Y., and Zhao, Y., A Low-Complexity Hybrid Readout Circuit for Lidar Receiver; *TVLSI March 2020 828-832*
- Yektaei, M.**, and Ghaznavi-Ghouschi, M.B., PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications; *TVLSI Aug. 2020 1782-1795*
- Yepez, J.**, and Ko, S., Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks; *TVLSI April 2020 853-863*
- Yi, Y.**, see Bai, K., *TVLSI Jan. 2020 62-75*
- Yin, J.**, see Vitee, N., *TVLSI March 2020 700-713*
- Yin, J.**, see Vitee, N., *TVLSI May 2020 1164-1174*
- Yin, S.**, Jiang, Z., Kim, M., Gupta, T., Seok, M., and Seo, J., Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks; *TVLSI Jan. 2020 48-61*
- Yoo, C.**, see Kim, H., *TVLSI May 2020 1107-1117*
- Yoo, T.**, see Lu, L., *TVLSI June 2020 1345-1356*
- Yoo, T.**, see Le, V.L., *TVLSI Aug. 2020 1909-1919*
- Yoon, J.M.**, see Joo, H., *TVLSI Dec. 2020 2708-2720*
- Yotsuyanagi, H.**, see Lu, S., *TVLSI March 2020 634-645*
- You, X.**, see Ji, C., *TVLSI July 2020 1703-1716*
- Ytterdal, T.**, see Late, E., *TVLSI Oct. 2020 2223-2227*
- Yu, H.**, and Swaminathan, M., A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis; *TVLSI July 2020 1630-1637*
- Yu, H.**, Michalka, T., Larbi, M., and Swaminathan, M., Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise; *TVLSI Jan. 2020 233-242*
- Yu, L.**, Wang, X., Rahman, F., and Tehranipoor, M., Interconnect-Based PUF With Signature Uniqueness Enhancement; *TVLSI Feb. 2020 339-352*
- Yu, S.**, see Lu, S., *TVLSI March 2020 634-645*
- Yu, S.**, see Lu, A., *TVLSI Sept. 2020 1945-1952*
- Yu, T.**, see Cheng, Y., *TVLSI Aug. 2020 1881-1892*
- Yu, Y.**, Zhao, T., Wang, M., Wang, K., and He, L., Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks; *TVLSI July 2020 1545-1556*
- Yu, Y.**, Wu, C., Zhao, T., Wang, K., and He, L., OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks; *TVLSI Jan. 2020 35-47*
- Yu, Z.**, see Xiao, S., *TVLSI Sept. 2020 1966-1978*
- Yue, C.P.**, see Pan, Q., *TVLSI Oct. 2020 2099-2108*
- Z**
- Zackriya, V.M.**, see Isgenc, M.M., *TVLSI Feb. 2020 585-595*
- Zahir, A.**, Khattak, S.K., Ullah, A., Reviriego, P., Muslim, F.B., and Ahmad, W., FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs; *TVLSI Dec. 2020 2726-2730*
- Zaruba, F.**, see Cavalcante, M., *TVLSI Feb. 2020 530-543*
- Zeng, X.**, see Han, Y., *TVLSI April 2020 1089-1093*
- Zeng, X.**, see Yang, J., *TVLSI June 2020 1423-1434*
- Zhan, H.**, see Lin, Z., *TVLSI May 2020 1316-1320*
- Zhang, C.**, see Ji, C., *TVLSI July 2020 1703-1716*
- Zhang, C.**, see Song, W., *TVLSI July 2020 1690-1702*
- Zhang, D.**, see Liu, C., *TVLSI Nov. 2020 2469-2473*
- Zhang, H.**, see Zhu, C., *TVLSI Sept. 2020 1953-1965*
- Zhang, L.**, see Gao, Z., *TVLSI Dec. 2020 2563-2572*
- Zhang, M.**, see Sun, J., *TVLSI April 2020 1074-1078*
- Zhang, N.**, see Yan, W., *TVLSI Oct. 2020 2196-2209*
- Zhang, R.**, Liu, T., Yang, K., Chen, C., and Milor, L., SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations; *TVLSI March 2020 620-633*
- Zhang, S.**, see Fan, X., *TVLSI Dec. 2020 2495-2508*
- Zhang, X.**, see He, G., *TVLSI Feb. 2020 467-479*
- Zhang, X.**, see Yan, W., *TVLSI Oct. 2020 2196-2209*
- Zhang, Y.**, see Wen, L., *TVLSI Aug. 2020 1935-1939*
- Zhang, Y.**, see Li, Y., *TVLSI Nov. 2020 2459-2463*
- Zhang, Y.**, see Li, G., *TVLSI Nov. 2020 2290-2299*
- Zhang, Z.**, see Ji, C., *TVLSI July 2020 1703-1716*
- Zhang, Z.**, see Wang, X., *TVLSI Nov. 2020 2314-2327*
- Zhao, D.**, see Li, D., *TVLSI Feb. 2020 480-491*
- Zhao, F.**, see Zhou, B., *TVLSI Oct. 2020 2228-2232*
- Zhao, M.**, see Mann, R.W., *TVLSI May 2020 1341-1344*
- Zhao, Q.**, Peng, C., Chen, J., Lin, Z., and Wu, X., Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications; *TVLSI March 2020 848-852*
- Zhao, Q.**, Wu, Y., Zhao, X., Cao, Y., and Chang, C., A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF; *TVLSI June 2020 1449-1460*
- Zhao, T.**, see Yu, Y., *TVLSI July 2020 1545-1556*
- Zhao, T.**, see Yu, Y., *TVLSI Jan. 2020 35-47*
- Zhao, X.**, see Zhao, Q., *TVLSI June 2020 1449-1460*
- Zhao, Y.**, see Ye, M., *TVLSI March 2020 828-832*
- Zhao, Y.**, see Liu, C., *TVLSI Nov. 2020 2469-2473*
- Zhao, Z.**, see Wang, X., *TVLSI Nov. 2020 2314-2327*
- Zheng, H.**, see Xiao, S., *TVLSI Sept. 2020 1966-1978*
- Zheng, M.**, see Dong, H., *TVLSI Sept. 2020 2014-2027*
- Zheng, S.**, see He, G., *TVLSI Oct. 2020 2134-2145*
- Zheng, X.**, see Ye, M., *TVLSI March 2020 828-832*
- Zheng, Y.**, see Li, K., *TVLSI Feb. 2020 403-413*
- Zhou, B.**, Jin, Y., and Zhao, F., Sub-1-V BGR and POR Hybrid Circuit With 2.25- μ A Current Dissipation and Low Complexity; *TVLSI Oct. 2020 2228-2232*
- Zhou, W.**, see Li, X., *TVLSI Nov. 2020 2328-2341*
- Zhu, C.**, Huang, K., Yang, S., Zhu, Z., Zhang, H., and Shen, H., An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs; *TVLSI Sept. 2020 1953-1965*
- Zhu, Z.**, see Liu, M., *TVLSI May 2020 1331-1335*
- Zhu, Z.**, see Zhu, C., *TVLSI Sept. 2020 1953-1965*
- Zhuang, H.**, Liu, X., and Wang, H., Voltage Reference With Linear-Temperature-Dependent Power Consumption; *TVLSI April 2020 1043-1049*
- Zhuang, H.**, Tong, C., Peng, X., and Tang, H., Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs; *TVLSI Dec. 2020 2699-2707*
- Zhuang, Y.**, see Liu, Y., *TVLSI Jan. 2020 174-187*
- Zipf, P.**, see Faraone, J., *TVLSI Jan. 2020 115-128*

SUBJECT INDEX

Numeric

5G mobile communication

- A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I.*, +, *TVLSI Oct. 2020 2109-2121*
- A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*

A

Accelerators

- A Dynamic General Accelerator for Integer and Fixed-Point Processing. *Farahani, A.A.D.*, +, *TVLSI Dec. 2020 2509-2517*

Active networks

- A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F.*, +, *TVLSI Aug. 2020 1757-1769*
- A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M.*, +, *TVLSI March 2020 828-832*

Active noise control

- Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control. *Shi, D.*, +, *TVLSI April 2020 940-953*

Adaptive codes

- An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window. *Chen, B.*, +, *TVLSI May 2020 1326-1330*

Adaptive filters

- A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*
- Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters. *Ray, D.*, +, *TVLSI May 2020 1321-1325*
- Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control. *Shi, D.*, +, *TVLSI April 2020 940-953*

Adaptive systems

- Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*

Adders

- A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*
- A Semiparallel Full-Adder in IMPLY Logic. *Ganjehezadeh Rohani, S.*, +, *TVLSI Jan. 2020 297-301*
- AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. *Farane, J.*, +, *TVLSI Jan. 2020 115-128*
- An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation. *Mohanty, B.K.*, +, *TVLSI May 2020 1221-1229*
- Design of Approximate Booth Squarer for Error-Tolerant Computing. *Manikantta Reddy, K.*, +, *TVLSI May 2020 1230-1241*
- Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*
- High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell. *Kandpal, J.*, +, *TVLSI June 2020 1413-1422*
- Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*
- On Fast and Exact Computation of Error Metrics in Approximate LSB Adders. *Sinha Roy, A.*, +, *TVLSI April 2020 876-889*
- Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*
- Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*

Aging

- Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
- Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors. *Duch, L.*, +, *TVLSI Oct. 2020 2122-2133*

Aircraft communication

- A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*

Amplifiers

- A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F.*, +, *TVLSI Aug. 2020 1757-1769*
- A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*
- A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. *Seo, J.*, +, *TVLSI March 2020 818-822*
- TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages. *Shen, S.*, +, *TVLSI Jan. 2020 252-262*

Analog circuits

- Breaking Analog Locking Techniques. *Jayasankaran, N.G.*, +, *TVLSI Oct. 2020 2157-2170*

Analog-digital conversion

- A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*
- A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer. *Mosalmani, A.*, +, *TVLSI May 2020 1185-1194*
- All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization. *Tavares, Y.A.*, +, *TVLSI May 2020 1175-1184*
- Analysis of Passive Charge Sharing-Based Segmented SAR ADCs. *Wang, A.*, +, *TVLSI May 2020 1195-1206*
- Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators. *Sun, J.*, +, *TVLSI April 2020 1074-1078*
- High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters. *Chen, P.*, +, *TVLSI April 2020 904-913*

Anomaly detection

- ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020 2518-2529*

Ant colony optimization

- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*

Application specific integrated circuits

- A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. *Agnesina, A.*, +, *TVLSI Sept. 2020 2055-2068*
- Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*
- MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y.*, +, *TVLSI March 2020 791-804*
- NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D.*, +, *TVLSI Aug. 2020 1844-1857*
- PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions. *Dong, H.*, +, *TVLSI Sept. 2020 2014-2027*
- Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J.*, +, *TVLSI July 2020 1676-1689*
- Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations. *Ghandali, S.*, +, *TVLSI June 2020 1435-1448*
- Static Power Side-Channel Analysis—An Investigation of Measurement Factors. *Moos, T.*, +, *TVLSI Feb. 2020 376-389*
- Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks. *Yin, S.*, +, *TVLSI Jan. 2020 48-61*

Approximate computing

- ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020 2518-2529*
- Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. *Fan, X.*, +, *TVLSI Dec. 2020 2495-2508*

Approximation algorithms

Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. *Fan, X.*, +, *TVLSI Dec. 2020* 2495-2508

Approximation theory

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020* 926-939

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020* 273-286

Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method. *Floros, G.*, +, *TVLSI July 2020* 1610-1620

Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S.*, +, *TVLSI Feb. 2020* 317-328

PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions. *Dong, H.*, +, *TVLSI Sept. 2020* 2014-2027

Arithmetic codes

An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window. *Chen, B.*, +, *TVLSI May 2020* 1326-1330

Array signal processing

A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020* 2089-2098

High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D.*, +, *TVLSI Feb. 2020* 492-502

Artificial intelligence

Human-Centric Computing. *Rabaey, J.M.*, *TVLSI Jan. 2020* 3-11

Artificial neural networks

A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *Xie, Y.*, +, *TVLSI Dec. 2020* 2540-2550

Asynchronous circuits

Conflux—An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout. *Hoff, J.R.*, *TVLSI Feb. 2020* 503-515

Design and Implementation of Reconfigurable Asynchronous Pipelines. *de Gennaro, A.*, +, *TVLSI June 2020* 1527-1539

Automatic optical inspection

EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A.*, +, *TVLSI Feb. 2020* 363-375

Automatic test equipment

GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020* 805-817

Automatic test pattern generation

Broad-Brush Compaction for Sequential Test Generation. *Pomeranz, I.*, *TVLSI Aug. 2020* 1940-1944

Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems. *Hadjitheophanous, S.*, +, *TVLSI Feb. 2020* 553-564

Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A.*, +, *TVLSI March 2020* 764-776

Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays. *Javvaji, P.K.*, +, *TVLSI Jan. 2020* 163-173

Automation

A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach. *Datta, P.*, +, *TVLSI Dec. 2020* 2584-2597

B**Ballistic transport**

Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs. *Banerjee, S.*, +, *TVLSI June 2020* 1513-1526

Baluns

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020* 700-713

Band-pass filters

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. *Chang, C.*, +, *TVLSI Jan. 2020* 292-296

Bandwidth

A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network. *Li, T.*, +, *TVLSI Dec. 2020* 2623-2635

Bayes methods

Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020* 596-606

BiCMOS integrated circuits

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020* 2243-2256

Binary codes

An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window. *Chen, B.*, +, *TVLSI May 2020* 1326-1330

Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020* 329-338

Biochips

A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach. *Datta, P.*, +, *TVLSI Dec. 2020* 2584-2597

Biological neural networks

ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020* 2518-2529

Biological system modeling

An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A.*, +, *TVLSI Dec. 2020* 2598-2611

Biology computing

Human-Centric Computing. *Rabaey, J.M.*, *TVLSI Jan. 2020* 3-11

Biomedical electronics

A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator. *Somappa, L.*, +, *TVLSI Aug. 2020* 1920-1924

Biomedical engineering

Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. *Liang, T.*, +, *TVLSI May 2020* 1269-1282

Biomedical transducers

High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D.*, +, *TVLSI Feb. 2020* 492-502

Biomedical ultrasonics

High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D.*, +, *TVLSI Feb. 2020* 492-502

BioMEMS

Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. *Liang, T.*, +, *TVLSI May 2020* 1269-1282

Bit error rate

A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H.*, +, *TVLSI Dec. 2020* 2708-2720

Body area networks

A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y.*, +, *TVLSI Jan. 2020* 174-187

Boolean functions

A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020* 1858-1866

In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands. *Lin, Z.*, +, *TVLSI May 2020* 1316-1320

Buffer circuits

Enabling Dynamic Communication for Runtime Circuit Relocation. *Ade-tomi, A.*, +, *TVLSI Jan. 2020 142-155*

Buffer storage

The Mesochronous Dual-Clock FIFO Buffer. *Konstantinou, D.*, +, *TVLSI Jan. 2020 302-306*

Built-in self test

BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*

Butterworth filters

A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F.*, +, *TVLSI Aug. 2020 1757-1769*

C**C language**

BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*

C++(FixMe) language

Verification of Scheduling of Conditional Behaviors in High-Level Synthesis. *Chouksey, R.*, +, *TVLSI July 2020 1638-1651*

Cache storage

An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*

Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I.*, +, *TVLSI June 2020 1461-1470*

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020 273-286*

Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J.*, +, *TVLSI Feb. 2020 307-316*

SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches. *Qureshi, M.A.*, +, *TVLSI June 2020 1357-1370*

SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations. *Zhang, R.*, +, *TVLSI March 2020 620-633*

TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages. *Shen, S.*, +, *TVLSI Jan. 2020 252-262*

Calibration

A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS. *Lin, Y.*, +, *TVLSI Jan. 2020 23-34*

A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*

A 2-D Calibration Scheme for Resistive Nonvolatile Memories. *Lee, A.*, +, *TVLSI June 2020 1371-1377*

A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K.*, +, *TVLSI July 2020 1726-1735*

A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*

Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*

Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators. *Sun, J.*, +, *TVLSI April 2020 1074-1078*

Capacitance

A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM. *Park, H.K.*, +, *TVLSI Dec. 2020 2650-2657*

Capacitors

A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*

Carbon nanotube field effect transistors

Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs. *Banerjee, S.*, +, *TVLSI June 2020 1513-1526*

Carry logic

Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*

Central Processing Unit

Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption. *Reis, D.*, +, *TVLSI Nov. 2020 2300-2313*

Ceramic capacitors

A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*

Channel bank filters

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*

Channel coding

A General Construction and Encoder Implementation of Polar Codes. *Song, W.*, +, *TVLSI July 2020 1690-1702*

Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*

Information Storage Bit-Flipping Decoder for LDPC Codes. *Cui, H.*, +, *TVLSI Nov. 2020 2464-2468*

Chaos

PUF-Based Secure Chaotic Random Number Generator Design Methodology. *Kalanadhabhatta, S.*, +, *TVLSI July 2020 1740-1744*

Chebyshev approximation

Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. *Fan, X.*, +, *TVLSI Dec. 2020 2495-2508*

Chebyshev filters

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. *Chang, C.*, +, *TVLSI Jan. 2020 292-296*

Checkpointing

An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*

Choppers (circuits)

A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator. *Joshi, A.*, +, *TVLSI Nov. 2020 2268-2279*

Circuit complexity

All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion. *Chen, C.*, +, *TVLSI April 2020 1094-1098*

Circuit faults

Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

Circuit feedback

A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020 700-713*

A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*

A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*

Circuit optimization

Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. *Yu, Y.*, +, *TVLSI July 2020 1545-1556*

Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C.*, +, *TVLSI Sept. 2020 2069-2073*

Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*

Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*

Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*

Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources. *Cheng, Y.*, +, *TVLSI Aug. 2020 1881-1892*

Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*

Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*

REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory. *Lai, B.*, +, *TVLSI March 2020 660-671*

Circuit reliability

Enabling Dynamic Communication for Runtime Circuit Relocation. *Ade-tomi, A.*, +, *TVLSI Jan. 2020 142-155*

Circuit simulation

A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*

Circuit stability

A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*

A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μ m CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*

A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability. *Wang, D.*, +, *TVLSI Feb. 2020 390-402*

SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations. *Zhang, R.*, +, *TVLSI March 2020 620-633*

Circuit testing

RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation. *Pomeranz, I.*, *TVLSI Aug. 2020 1930-1934*

Circuit tuning

A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process. *Fu, Y.*, +, *TVLSI July 2020 1600-1609*

A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*

Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X.*, +, *TVLSI July 2020 1589-1599*

Clock and data recovery circuits

A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS. *Kim, H.*, +, *TVLSI May 2020 1107-1117*

An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits. *Ryu, K.*, +, *TVLSI Nov. 2020 2257-2267*

Clock distribution networks

An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*

Clocks

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I.*, +, *TVLSI Oct. 2020 2109-2121*

A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS. *Lin, Y.*, +, *TVLSI Jan. 2020 23-34*

A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator. *Somappa, L.*, +, *TVLSI Aug. 2020 1920-1924*

A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q.*, +, *TVLSI Oct. 2020 2099-2108*

A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug. *Kumar, B.*, +, *TVLSI April 2020 1002-1015*

Enabling Dynamic Communication for Runtime Circuit Relocation. *Ade-tomi, A.*, +, *TVLSI Jan. 2020 142-155*

Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A.*, +, *TVLSI March 2020 764-776*

The Mesochronous Dual-Clock FIFO Buffer. *Konstantinou, D.*, +, *TVLSI Jan. 2020 302-306*

Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*

Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

Closed loop systems

High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*

Cloud computing

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D.*, +, *TVLSI Aug. 2020 1844-1857*

Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

CMOS analog integrated circuits

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020 700-713*

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A.*, +, *TVLSI Jan. 2020 212-223*

Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X.*, +, *TVLSI July 2020 1589-1599*

Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M.*, +, *TVLSI May 2020 1331-1335*

CMOS digital integrated circuits

A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*

A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. *Kumari, M.*, +, *TVLSI March 2020 833-837*

All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability. *Chen, C.*, +, *TVLSI Sept. 2020 2079-2083*

All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion. *Chen, C.*, +, *TVLSI April 2020 1094-1098*

Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C.*, +, *TVLSI Sept. 2020 2069-2073*

High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*

High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*

CMOS integrated circuits

A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F.*, +, *TVLSI Aug. 2020 1757-1769*

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I.*, +, *TVLSI Oct. 2020 2109-2121*

A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*

A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. *Le, V.L.*, +, *TVLSI Aug. 2020 1909-1919*

A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF–12 nF) Using Active Parallel Compensation. *Fordjour, S.A.*, +, *TVLSI July 2020 1621-1629*

A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M.*, +, *TVLSI Nov. 2020 2474-2478*

A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS. *Wang, X.*, +, *TVLSI Jan. 2020 12-22*

A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. *Kye, C.*, +, *TVLSI May 2020 1099-1106*

A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator. *Somappa, L.*, +, *TVLSI Aug. 2020 1920-1924*

A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process. *Fu, Y.*, +, *TVLSI July 2020 1600-1609*

- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS. *Kim, H.*, +, *TVLSI May 2020 1107-1117*
- A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*
- A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K.*, +, *TVLSI July 2020 1726-1735*
- A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. *Seo, J.*, +, *TVLSI March 2020 818-822*
- A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*
- A 9-Bit 70-MS/s Two-Stage SAR ADC With Passive Residue Transfer. *Mosalmani, A.*, +, *TVLSI May 2020 1185-1194*
- A Compact 0.3-V Class AB Bulk-Driven OTA. *Kulej, T.*, +, *TVLSI Jan. 2020 224-232*
- A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator. *Joshi, A.*, +, *TVLSI Nov. 2020 2268-2279*
- A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers. *Ju, H.*, +, *TVLSI Aug. 2020 1770-1781*
- A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M.*, +, *TVLSI March 2020 828-832*
- A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q.*, +, *TVLSI Oct. 2020 2099-2108*
- A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*
- A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability. *Wang, D.*, +, *TVLSI Feb. 2020 390-402*
- A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*
- Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
- Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G.*, +, *TVLSI Feb. 2020 467-479*
- An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS. *Sim, J.*, +, *TVLSI Jan. 2020 87-100*
- Analysis of Passive Charge Sharing-Based Segmented SAR ADCs. *Wang, A.*, +, *TVLSI May 2020 1195-1206*
- Analysis of the Impact of Process Variations and Manufacturing Defects on the Performance of Carbon-Nanotube FETs. *Banerjee, S.*, +, *TVLSI June 2020 1513-1526*
- Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S.*, +, *TVLSI March 2020 843-847*
- Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*
- Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*
- GH CORDIC-Based Architecture for Computing Nth Root of Single-Precision Floating-Point Number. *Wang, Y.*, +, *TVLSI April 2020 864-875*
- Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L.*, +, *TVLSI Feb. 2020 339-352*
- Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching. *Chen, P.*, +, *TVLSI Nov. 2020 2233-2242*
- Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics. *Shylendra, A.*, +, *TVLSI Aug. 2020 1833-1843*
- Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J.*, +, *TVLSI Feb. 2020 307-316*
- Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations. *Ghandali, S.*, +, *TVLSI June 2020 1435-1448*
- Static Power Side-Channel Analysis—An Investigation of Measurement Factors. *Moos, T.*, +, *TVLSI Feb. 2020 376-389*
- Sub-1-V BGR and POR Hybrid Circuit With 2.25- μA Current Dissipation and Low Complexity. *Zhou, B.*, +, *TVLSI Oct. 2020 2228-2232*
- Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*
- Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*
- Voltage Reference With Linear-Temperature-Dependent Power Consumption. *Zhuang, H.*, +, *TVLSI April 2020 1043-1049*
- CMOS logic circuits**
- A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS. *Lin, Y.*, +, *TVLSI Jan. 2020 23-34*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Conflux—An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout. *Hoff, J.R.*, *TVLSI Feb. 2020 503-515*
- Design of Approximate Booth Squarer for Error-Tolerant Computing. *Manikantta Reddy, K.*, +, *TVLSI May 2020 1230-1241*
- Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*
- High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell. *Kandpal, J.*, +, *TVLSI June 2020 1413-1422*
- Logic IP for Low-Cost IC Design in Advanced CMOS Nodes. *Isgenc, M.M.*, +, *TVLSI Feb. 2020 585-595*
- PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*
- Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*
- CMOS memory circuits**
- A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines. *Lu, L.*, +, *TVLSI June 2020 1345-1356*
- Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping. *Late, E.*, +, *TVLSI Oct. 2020 2223-2227*
- Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*
- Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield. *Lin, Z.*, +, *TVLSI March 2020 607-619*
- Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
- Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. *Han, Y.*, +, *TVLSI April 2020 1089-1093*
- Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J.*, +, *TVLSI July 2020 1676-1689*
- Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks. *Yin, S.*, +, *TVLSI Jan. 2020 48-61*
- Cognitive radio**
- A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A.*, +, *TVLSI Jan. 2020 212-223*
- A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*
- Combinational circuits**
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Communication complexity**
- A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*
- Comparators (circuits)**
- A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*
- A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*

- A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator. *Somappa, L.*, +, *TVLSI Aug. 2020 1920-1924*
- Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators. *Sun, J.*, +, *TVLSI April 2020 1074-1078*
- Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*
- Compensation**
- A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*
- A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μ m CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*
- A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers. *Ju, H.*, +, *TVLSI Aug. 2020 1770-1781*
- Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X.*, +, *TVLSI July 2020 1589-1599*
- Complexity theory**
- The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. *Cheng, H.*, +, *TVLSI Dec. 2020 2612-2622*
- Compressed sensing**
- A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y.*, +, *TVLSI Jan. 2020 174-187*
- Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*
- Computability**
- Breaking Analog Locking Techniques. *Jayasankaran, N.G.*, +, *TVLSI Oct. 2020 2157-2170*
- SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. *Roshanisefat, S.*, +, *TVLSI April 2020 954-967*
- Computational complexity**
- Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G.*, +, *TVLSI Feb. 2020 467-479*
- Fast Hybrid Karatsuba Multiplier for Type II Pentanomials. *Li, Y.*, +, *TVLSI Nov. 2020 2459-2463*
- Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*
- Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks. *Yepez, J.*, +, *TVLSI April 2020 853-863*
- Computational modeling**
- Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A.*, +, *TVLSI Dec. 2020 2481-2494*
- Computer architecture**
- A Dynamic General Accelerator for Integer and Fixed-Point Processing. *Farahani, A.A.D.*, +, *TVLSI Dec. 2020 2509-2517*
- An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A.*, +, *TVLSI Dec. 2020 2598-2611*
- Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption. *Reis, D.*, +, *TVLSI Nov. 2020 2300-2313*
- Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. *Bahar, A.N.*, +, *TVLSI Dec. 2020 2530-2539*
- Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor. *Bailey, T.J.*, +, *TVLSI Nov. 2020 2410-2423*
- Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y.*, +, *TVLSI Dec. 2020 2636-2649*
- Computer centers**
- GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*
- Computer crime**
- Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*
- Computer network security**
- QEC: A Quantum Entropy Chip and Its Applications. *Park, J.*, +, *TVLSI June 2020 1471-1484*
- Computer vision**
- ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Key-point Detection of SIFT Algorithm. *Fan, Z.*, +, *TVLSI Jan. 2020 198-211*
- MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y.*, +, *TVLSI March 2020 791-804*
- Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks. *Yepez, J.*, +, *TVLSI April 2020 853-863*
- Computerized instrumentation**
- Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*
- Consumer electronics**
- Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*
- Content addressable storage**
- A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM. *Park, H.K.*, +, *TVLSI Dec. 2020 2650-2657*
- Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y.*, +, *TVLSI Dec. 2020 2636-2649*
- Content-addressable storage**
- ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs. *Ullah, I.*, +, *TVLSI April 2020 1084-1088*
- In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands. *Lin, Z.*, +, *TVLSI May 2020 1316-1320*
- RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs. *Irfan, M.*, +, *TVLSI Aug. 2020 1925-1929*
- Context modeling**
- Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*
- Convolution**
- High Throughput Spatial Convolution Filters on FPGAs. *Ioannou, L.*, +, *TVLSI June 2020 1392-1402*
- Convolutional neural nets**
- Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. *Yu, Y.*, +, *TVLSI July 2020 1545-1556*
- A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*
- Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*
- An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective. *Chen, Q.*, +, *TVLSI June 2020 1540-1544*
- An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs. *Zhu, C.*, +, *TVLSI Sept. 2020 1953-1965*
- An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS. *Sim, J.*, +, *TVLSI Jan. 2020 87-100*
- F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. *Mao, W.*, +, *TVLSI Aug. 2020 1867-1880*
- Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S.*, +, *TVLSI Feb. 2020 317-328*
- NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D.*, +, *TVLSI Aug. 2020 1844-1857*
- OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks. *Yu, Y.*, +, *TVLSI Jan. 2020 35-47*
- Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks. *Yepez, J.*, +, *TVLSI April 2020 853-863*
- TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. *Jain, S.*, +, *TVLSI July 2020 1567-1577*
- Coprocessors**
- TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. *Jain, S.*, +, *TVLSI July 2020 1567-1577*
- Couplings**
- A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM. *Park, H.K.*, +, *TVLSI Dec. 2020 2650-2657*

Crosstalk

Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L.*, +, *TVLSI Feb. 2020 339-352*

Cryogenic electronics

Design Methodology for Distributed Large-Scale ERSFQ Bias Networks. *Krylov, G.*, +, *TVLSI Nov. 2020 2438-2447*

Cryptographic protocols

PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications. *Yan, W.*, +, *TVLSI Oct. 2020 2196-2209*

PUF-Based Secure Chaotic Random Number Generator Design Methodology. *Kalanadhabhatta, S.*, +, *TVLSI July 2020 1740-1744*

Cryptography

A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*

A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*

Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. *Dhanuskodi, S.N.*, +, *TVLSI Aug. 2020 1807-1820*

Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks. *Pogue, T.E.*, +, *TVLSI March 2020 750-763*

PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*

RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. *Soltani, M.*, +, *TVLSI Jan. 2020 287-291*

SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. *Roshanifasat, S.*, +, *TVLSI April 2020 954-967*

Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks. *Ben Dodo, S.*, +, *TVLSI Jan. 2020 263-272*

Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations. *Ghandali, S.*, +, *TVLSI June 2020 1435-1448*

Static Power Side-Channel Analysis—An Investigation of Measurement Factors. *Moos, T.*, +, *TVLSI Feb. 2020 376-389*

Current conveyors

Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*

Current-mode circuits

Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M.*, +, *TVLSI May 2020 1292-1301*

ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Key-point Detection of SIFT Algorithm. *Fan, Z.*, +, *TVLSI Jan. 2020 198-211*

Current-mode logic

A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*

PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*

CW radar

A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*

Cryptography

Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. *Phoon, J.*, +, *TVLSI Dec. 2020 2672-2684*

D**Data buses**

Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*

Data communication

A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS. *Wang, X.*, +, *TVLSI Jan. 2020 12-22*

Data compression

A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug. *Kumar, B.*, +, *TVLSI April 2020 1002-1015*

Approximate Memory Compression. *Ranjan, A.*, +, *TVLSI April 2020 980-991*

Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. *Pomeranz, I.*, *TVLSI Feb. 2020 544-552*

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*

Data flow computing

An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS. *Sim, J.*, +, *TVLSI Jan. 2020 87-100*

Data handling

NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D.*, +, *TVLSI Aug. 2020 1844-1857*

Data integrity

An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*

Data privacy

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*

Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J.*, +, *TVLSI Feb. 2020 307-316*

Data transfer

Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption. *Reis, D.*, +, *TVLSI Nov. 2020 2300-2313*

DC-DC power conversion

A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*

Decision feedback equalizers

A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS. *Kim, H.*, +, *TVLSI May 2020 1107-1117*

A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K.*, +, *TVLSI July 2020 1726-1735*

A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. *Seo, J.*, +, *TVLSI March 2020 818-822*

A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H.*, +, *TVLSI Dec. 2020 2708-2720*

Decoding

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*

A General Construction and Encoder Implementation of Polar Codes. *Song, W.*, +, *TVLSI July 2020 1690-1702*

A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q.*, +, *TVLSI Oct. 2020 2099-2108*

Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. *Phoon, J.*, +, *TVLSI Dec. 2020 2672-2684*

Autogeneration of Pipelined Belief Propagation Polar Decoders. *Ji, C.*, +, *TVLSI July 2020 1703-1716*

Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs. *Gao, Z.*, +, *TVLSI Dec. 2020 2563-2572*

Information Storage Bit-Flipping Decoder for LDPC Codes. *Cui, H.*, +, *TVLSI Nov. 2020 2464-2468*

Deconvolution

F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. *Mao, W.*, +, *TVLSI Aug. 2020 1867-1880*

Delay circuits

A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*

Delay lines

All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability. *Chen, C.*, +, *TVLSI Sept. 2020 2079-2083*

Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C.*, +, *TVLSI Sept. 2020 2069-2073*

High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D.*, +, *TVLSI Feb. 2020 492-502*

Delay lock loops

An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits. *Ryu, K.*, +, *TVLSI Nov. 2020 2257-2267*

High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D.*, +, *TVLSI Feb. 2020 492-502*

Delays

An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*

Delay-Constrained GNR Routing for Layer Minimization. *Yan, J.*, *TVLSI Nov. 2020 2356-2369*

Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs. *Zhuang, H.*, +, *TVLSI Dec. 2020 2699-2707*

Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A.*, +, *TVLSI March 2020 764-776*

Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays. *Javvaji, P.K.*, +, *TVLSI Jan. 2020 163-173*

Delta-sigma modulation

A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator. *Somappa, L.*, +, *TVLSI Aug. 2020 1920-1924*

A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process. *Fu, Y.*, +, *TVLSI July 2020 1600-1609*

Demodulators

A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator. *Joshi, A.*, +, *TVLSI Nov. 2020 2268-2279*

Depression

Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor. *Bailey, T.J.*, +, *TVLSI Nov. 2020 2410-2423*

Design for manufacture

Logic IP for Low-Cost IC Design in Advanced CMOS Nodes. *Isgenc, M.M.*, +, *TVLSI Feb. 2020 585-595*

Differential amplifiers

Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M.*, +, *TVLSI May 2020 1292-1301*

Digital arithmetic

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. *Farane, J.*, +, *TVLSI Jan. 2020 115-128*

Design of Approximate Booth Squarer for Error-Tolerant Computing. *Manikantta Reddy, K.*, +, *TVLSI May 2020 1230-1241*

High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*

Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*

Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*

Digital circuits

A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit. *Erozan, A.T.*, +, *TVLSI June 2020 1496-1504*

Digital communication

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*

Digital filters

All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization. *Tavares, Y.A.*, +, *TVLSI May 2020 1175-1184*

Digital phase locked loops

A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

Digital signal processing chips

An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation. *Mohanty, B.K.*, +, *TVLSI May 2020 1221-1229*

Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*

Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks. *Yepez, J.*, +, *TVLSI April 2020 853-863*

Digital-analog conversion

A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion. *Chen, C.*, +, *TVLSI April 2020 1094-1098*

Analysis of Passive Charge Sharing-Based Segmented SAR ADCs. *Wang, A.*, +, *TVLSI May 2020 1195-1206*

Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators. *Sun, J.*, +, *TVLSI April 2020 1074-1078*

High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters. *Chen, P.*, +, *TVLSI April 2020 904-913*

High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*

Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*

Direct digital synthesis

A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

Discrete cosine transforms

An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform. *Aranda, L.A.*, +, *TVLSI May 2020 1336-1340*

Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. *Bahar, A.N.*, +, *TVLSI Dec. 2020 2530-2539*

Distributed arithmetic

An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation. *Mohanty, B.K.*, +, *TVLSI May 2020 1221-1229*

Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*

Distributed control

PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*

Distributed processing

GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*

Distributed sensors

Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*

DNA

An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A.*, +, *TVLSI Dec. 2020 2598-2611*

DRAM chips

A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. *Agnestina, A.*, +, *TVLSI Sept. 2020 2055-2068*

A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator. *Sun, R.*, +, *TVLSI Feb. 2020 565-575*
 Approximate Memory Compression. *Ranjan, A.*, +, *TVLSI April 2020 980-991*
 DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020 273-286*
 Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*

Driver circuits

A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. *Kye, C.*, +, *TVLSI May 2020 1099-1106*
 A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis. *Yu, H.*, +, *TVLSI July 2020 1630-1637*
 Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H.*, +, *TVLSI Jan. 2020 233-242*
 Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching. *Chen, P.*, +, *TVLSI Nov. 2020 2233-2242*

Dynamic testing

Selection of Primary Output Vectors to Observe Under Multicycle Tests. *Pomeranz, I.*, *TVLSI Jan. 2020 156-162*

E

Edge computing

ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020 2518-2529*

Eigenvalues and eigenfunctions

Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*

Electric breakdown

Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation. *Wu, Y.*, +, *TVLSI Dec. 2020 2658-2671*

Electric current control

Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching. *Chen, P.*, +, *TVLSI Nov. 2020 2233-2242*
 Voltage Reference With Linear-Temperature-Dependent Power Consumption. *Zhuang, H.*, +, *TVLSI April 2020 1043-1049*

Electrocardiography

A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y.*, +, *TVLSI Jan. 2020 174-187*

Electrodes

A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach. *Datta, P.*, +, *TVLSI Dec. 2020 2584-2597*

Electromigration

Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*

Electronic engineering computing

Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
 An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS. *Sim, J.*, +, *TVLSI Jan. 2020 87-100*
 Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H.*, +, *TVLSI Jan. 2020 233-242*
 Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint. *Lu, A.*, +, *TVLSI Sept. 2020 1945-1952*
 BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*
 Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M.*, +, *TVLSI March 2020 823-827*
 Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M.*, +, *TVLSI July 2020 1665-1675*

Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*
 Low-Cost Stochastic Number Generators for Stochastic Computing. *Salehi, S.A.*, *TVLSI April 2020 992-1001*
 pMOS Pass Gate Local Bitline SRAM Architecture With Virtual V_{SS} for Near-Threshold Operation. *Park, J.*, +, *TVLSI April 2020 1079-1083*
 Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays. *Javvaji, P.K.*, +, *TVLSI Jan. 2020 163-173*
 Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

Electronics packaging

Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M.*, +, *TVLSI May 2020 1292-1301*

Elemental semiconductors

A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*
 A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug. *Kumar, B.*, +, *TVLSI April 2020 1002-1015*
 An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*

Embedded systems

Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
 An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*
 Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems. *Moreno, A.A.*, +, *TVLSI Sept. 2020 1993-2003*
 Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*
 GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
 Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

Emulation

FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A.*, +, *TVLSI Dec. 2020 2726-2730*

Encapsulation

Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. *Phoon, J.*, +, *TVLSI Dec. 2020 2672-2684*

Encoding

Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S.*, +, *TVLSI March 2020 843-847*
 Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*
 Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*

Encryption

Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption. *Reis, D.*, +, *TVLSI Nov. 2020 2300-2313*
 Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

Energy conservation

A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*
 A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*
 Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
 Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems. *Moreno, A.A.*, +, *TVLSI Sept. 2020 1993-2003*
 Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S.*, +, *TVLSI March 2020 777-790*

- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*
- GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
- Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*
- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*
- RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. *Soltani, M.*, +, *TVLSI Jan. 2020 287-291*
- TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages. *Shen, S.*, +, *TVLSI Jan. 2020 252-262*
- Energy consumption**
- Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
- Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing. *Tian, Z.*, +, *TVLSI May 2020 1128-1140*
- RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. *Soltani, M.*, +, *TVLSI Jan. 2020 287-291*
- Energy harvesting**
- Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y.*, +, *TVLSI Aug. 2020 1796-1806*
- Energy measurement**
- Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs. *Zhuang, H.*, +, *TVLSI Dec. 2020 2699-2707*
- Entropy**
- QEC: A Quantum Entropy Chip and Its Applications. *Park, J.*, +, *TVLSI June 2020 1471-1484*
- Entropy coding**
- Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*
- Equalizers**
- A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. *Kye, C.*, +, *TVLSI May 2020 1099-1106*
- A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q.*, +, *TVLSI Oct. 2020 2099-2108*
- Error correction**
- Design and Analysis of Collective Pulse Oscillators. *Mukim, P.*, +, *TVLSI May 2020 1242-1255*
- Error correction codes**
- Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I.*, +, *TVLSI June 2020 1461-1470*
- Fault-Aware Dependability Enhancement Techniques for Flash Memories. *Lu, S.*, +, *TVLSI March 2020 634-645*
- Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte. *Radonjic, A.*, *TVLSI Aug. 2020 1901-1908*
- RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. *Soltani, M.*, +, *TVLSI Jan. 2020 287-291*
- SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches. *Qureshi, M.A.*, +, *TVLSI June 2020 1357-1370*
- TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems. *Dang, K.N.*, +, *TVLSI March 2020 672-685*
- Error detection codes**
- Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte. *Radonjic, A.*, *TVLSI Aug. 2020 1901-1908*
- Error statistics**
- A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. *Seo, J.*, +, *TVLSI March 2020 818-822*
- A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*
- A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q.*, +, *TVLSI Oct. 2020 2099-2108*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M.*, +, *TVLSI July 2020 1665-1675*
- Estimation theory**
- An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window. *Chen, B.*, +, *TVLSI May 2020 1326-1330*
- F**
- Failure analysis**
- Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I.*, +, *TVLSI June 2020 1461-1470*
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
- HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis. *Jang, S.*, +, *TVLSI Aug. 2020 1893-1900*
- Fast Fourier transforms**
- Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J.*, +, *TVLSI July 2020 1676-1689*
- Fault diagnosis**
- BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*
- Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. *Pomeranz, I.*, *TVLSI Feb. 2020 544-552*
- Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks. *Pogue, T.E.*, +, *TVLSI March 2020 750-763*
- Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A.*, +, *TVLSI March 2020 764-776*
- RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation. *Pomeranz, I.*, *TVLSI Aug. 2020 1930-1934*
- Selection of Primary Output Vectors to Observe Under Multicycle Tests. *Pomeranz, I.*, *TVLSI Jan. 2020 156-162*
- Fault simulation**
- RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation. *Pomeranz, I.*, *TVLSI Aug. 2020 1930-1934*
- Fault tolerance**
- An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform. *Aranda, L.A.*, +, *TVLSI May 2020 1336-1340*
- Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimipour, S.*, +, *TVLSI Oct. 2020 2210-2222*
- Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*
- Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. *Wen, L.*, +, *TVLSI Aug. 2020 1935-1939*
- RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. *Soltani, M.*, +, *TVLSI Jan. 2020 287-291*
- Fault tolerant systems**
- Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs. *Gao, Z.*, +, *TVLSI Dec. 2020 2563-2572*
- Feature extraction**
- A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. *Le, V.L.*, +, *TVLSI Aug. 2020 1909-1919*
- A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator. *Sun, R.*, +, *TVLSI Feb. 2020 565-575*
- ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Key-point Detection of SIFT Algorithm. *Fan, Z.*, +, *TVLSI Jan. 2020 198-211*
- EMFORCED: EM-Based Fingerprinting Framework for Remarkable and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A.*, +, *TVLSI Feb. 2020 363-375*
- Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation. *Wu, Y.*, +, *TVLSI Dec. 2020 2658-2671*

Feedback

A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips. *Sultan, H.*, +, *TVLSI Nov. 2020 2342-2355*

Feedback communications

A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H.*, +, *TVLSI Dec. 2020 2708-2720*

Feedforward

A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. *Kye, C.*, +, *TVLSI May 2020 1099-1106*

Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control. *Shi, D.*, +, *TVLSI April 2020 940-953*

Feedforward neural networks

Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H.*, +, *TVLSI Jan. 2020 233-242*

Ferroelectric capacitors

A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme. *Liu, C.*, +, *TVLSI Nov. 2020 2469-2473*

Field effect MIMIC

A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process. *Fu, Y.*, +, *TVLSI July 2020 1600-1609*

High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*

Field effect MMIC

A Fast Settling Fractional- N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

Field effect transistor circuits

A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*

Field programmable gate arrays

Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. *Yu, Y.*, +, *TVLSI July 2020 1545-1556*

A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. *Agnesina, A.*, +, *TVLSI Sept. 2020 2055-2068*

A Dynamic General Accelerator for Integer and Fixed-Point Processing. *Farahani, A.A.D.*, +, *TVLSI Dec. 2020 2509-2517*

A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs. *He, G.*, +, *TVLSI Oct. 2020 2134-2145*

A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y.*, +, *TVLSI Jan. 2020 174-187*

A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement. *Park, J.W.*, +, *TVLSI Jan. 2020 101-114*

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *Xie, Y.*, +, *TVLSI Dec. 2020 2540-2550*

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. *Farone, J.*, +, *TVLSI Jan. 2020 115-128*

An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs. *Zhu, C.*, +, *TVLSI Sept. 2020 1953-1965*

An FPGA-Based 1-GHz, 128×128 Cross-Correlator for Aperture Synthesis Imaging. *Asif, M.*, +, *TVLSI Jan. 2020 129-141*

Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems. *Moreno, A.A.*, +, *TVLSI Sept. 2020 1993-2003*

Approximate Memory Compression. *Ranjan, A.*, +, *TVLSI April 2020 980-991*

Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. *Phoon, J.*, +, *TVLSI Dec. 2020 2672-2684*

Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*

Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*

Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs. *Gao, Z.*, +, *TVLSI Dec. 2020 2563-2572*

Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*

Enabling Dynamic Communication for Runtime Circuit Relocation. *Adetomi, A.*, +, *TVLSI Jan. 2020 142-155*

ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs. *Ullah, I.*, +, *TVLSI April 2020 1084-1088*

FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A.*, +, *TVLSI Dec. 2020 2726-2730*

High Throughput Spatial Convolution Filters on FPGAs. *Ioannou, L.*, +, *TVLSI June 2020 1392-1402*

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters. *Chen, P.*, +, *TVLSI April 2020 904-913*

High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*

Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*

Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*

Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S.*, +, *TVLSI Sept. 2020 1966-1978*

Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*

Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*

Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*

OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks. *Yu, Y.*, +, *TVLSI Jan. 2020 35-47*

POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator. *Bank-Tavakoli, E.*, +, *TVLSI March 2020 838-842*

Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control. *Shi, D.*, +, *TVLSI April 2020 940-953*

PUF-Based Secure Chaotic Random Number Generator Design Methodology. *Kalanadhabhatta, S.*, +, *TVLSI July 2020 1740-1744*

RPE-TCAM: Reconfigurable Power-Efficient Ternary Content-Addressable Memory on FPGAs. *Irfan, M.*, +, *TVLSI Aug. 2020 1925-1929*

Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J.*, +, *TVLSI July 2020 1676-1689*

Side-Channel Hardware Trojan for Provably-Secure SCA-Protected Implementations. *Ghandali, S.*, +, *TVLSI June 2020 1435-1448*

Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks. *Yepez, J.*, +, *TVLSI April 2020 853-863*

Fingerprint identification

EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A.*, +, *TVLSI Feb. 2020 363-375*

Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*

Finite difference methods

A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips. *Sultan, H.*, +, *TVLSI Nov. 2020 2342-2355*

Finite state machines

A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis. *Yu, H.*, +, *TVLSI July 2020 1630-1637*

Formal Modeling of Network-on-Chip Using CFSM and its Application in Detecting Deadlock. *Das, S.*, +, *TVLSI April 2020 1016-1029*

FIR filters

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*

F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. *Mao, W.*, +, *TVLSI Aug. 2020 1867-1880*

Fixed point arithmetic

architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute. *Li, H.*, +, *TVLSI Feb. 2020 516-529*

Flash memories

Fault-Aware Dependability Enhancement Techniques for Flash Memories. *Lu, S.*, +, *TVLSI March 2020 634-645*

Flip-flops

A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*

A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*

Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*

Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S.*, +, *TVLSI March 2020 777-790*

Conflux—An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout. *Hoff, J.R.*, *TVLSI Feb. 2020 503-515*

DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction. *Lin, D.Y.*, +, *TVLSI April 2020 1030-1042*

Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. *Dhanuskodi, S.N.*, +, *TVLSI Aug. 2020 1807-1820*

PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*

Selection of Primary Output Vectors to Observe Under Multicycle Tests. *Pomeranz, I.*, *TVLSI Jan. 2020 156-162*

Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

Floating point arithmetic

Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*

architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute. *Li, H.*, +, *TVLSI Feb. 2020 516-529*

GH CORDIC-Based Architecture for Computing Nth Root of Single-Precision Floating-Point Number. *Wang, Y.*, +, *TVLSI April 2020 864-875*

Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control. *Shi, D.*, +, *TVLSI April 2020 940-953*

FM radar

A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*

Formal verification

Assertions for Protecting Mixed-Signal Latency Contracts in Power Management. *Mandal, S.*, +, *TVLSI Aug. 2020 1745-1756*

Proof-Carrying Approximate Circuits. *Witschen, L.*, +, *TVLSI Sept. 2020 2084-2088*

Forward error correction

Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S.*, +, *TVLSI March 2020 843-847*

Frequency dividers

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*

A Low Duty Cycle Burst-Mode Telemetry Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. *Kumari, M.*, +, *TVLSI March 2020 833-837*

Frequency modulation

A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network. *Li, T.*, +, *TVLSI Dec. 2020 2623-2635*

Frequency response

A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P.*, +, *TVLSI March 2020 714-725*

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. *Chang, C.*, +, *TVLSI Jan. 2020 292-296*

Frequency synthesizers

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*

Function approximation

Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S.*, +, *TVLSI July 2020 1578-1588*

G**Gaussian processes**

ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Key-point Detection of SIFT Algorithm. *Fan, Z.*, +, *TVLSI Jan. 2020 198-211*

Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*

Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics. *Shylendra, A.*, +, *TVLSI Aug. 2020 1833-1843*

Ge-Si alloys

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*

Genetic algorithms

GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*

Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S.*, +, *TVLSI Feb. 2020 317-328*

Geophysical image processing

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

Gesture recognition

A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. *Le, V.L.*, +, *TVLSI Aug. 2020 1909-1919*

Gradient methods

Information Storage Bit-Flipping Decoder for LDPC Codes. *Cui, H.*, +, *TVLSI Nov. 2020 2464-2468*

Graph theory

Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S.*, +, *TVLSI March 2020 777-790*

Graphene

Delay-Constrained GNR Routing for Layer Minimization. *Yan, J.*, *TVLSI Nov. 2020 2356-2369*

Graphene devices

Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement. *Yan, J.*, *TVLSI March 2020 736-749*

Graphics processing units

An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*

Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis. *Sanyal, S.*, +, *TVLSI Feb. 2020 456-466*
GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020 805-817*

GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*

MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y.*, +, *TVLSI March 2020 791-804*

Stride 2 1-D, 2-D, and 3-D Winograd for Convolutional Neural Networks. *Yepez, J.*, +, *TVLSI April 2020 853-863*

Greedy algorithms

Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y.*, +, *TVLSI Aug. 2020 1796-1806*

H

Hafnium compounds

A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme. *Liu, C.*, +, *TVLSI Nov. 2020 2469-2473*

Handwritten character recognition

A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*

Hardware

A Dynamic General Accelerator for Integer and Fixed-Point Processing. *Farahani, A.A.D.*, +, *TVLSI Dec. 2020 2509-2517*

A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H.*, +, *TVLSI Dec. 2020 2708-2720*

A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *Xie, Y.*, +, *TVLSI Dec. 2020 2540-2550*

An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A.*, +, *TVLSI Dec. 2020 2598-2611*

Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. *Fan, X.*, +, *TVLSI Dec. 2020 2495-2508*

Hardware description languages

A Bit-Time-Dependent Model of I/O Drivers for Overclocking Analysis. *Yu, H.*, +, *TVLSI July 2020 1630-1637*

Hardware-software codesign

Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. *Yu, Y.*, +, *TVLSI July 2020 1545-1556*

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*

Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*

Harmonics suppression

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I.*, +, *TVLSI Oct. 2020 2109-2121*

High level synthesis

Verification of Scheduling of Conditional Behaviors in High-Level Synthesis. *Chouksey, R.*, +, *TVLSI July 2020 1638-1651*

High-pass filters

Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. *Chang, C.*, +, *TVLSI Jan. 2020 292-296*

Human computer interaction

Human-Centric Computing. *Rabaey, J.M.*, *TVLSI Jan. 2020 3-11*

Hyperspectral imaging

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

I

Image classification

A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*

EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A.*, +, *TVLSI Feb. 2020 363-375*

Image coding

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*

Image enhancement

A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement. *Park, J.W.*, +, *TVLSI Jan. 2020 101-114*

Image processing

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020 273-286*

Image processing equipment

Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems. *Jang, S.*, +, *TVLSI July 2020 1717-1725*

Image resolution

A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator. *Sun, R.*, +, *TVLSI Feb. 2020 565-575*

Image segmentation

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

Image sensors

A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. *Le, V.L.*, +, *TVLSI Aug. 2020 1909-1919*

A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement. *Park, J.W.*, +, *TVLSI Jan. 2020 101-114*

Image sequences

Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems. *Jang, S.*, +, *TVLSI July 2020 1717-1725*

Impedance matching

A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF. *Vitee, N.*, +, *TVLSI May 2020 1164-1174*

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020 700-713*

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A.*, +, *TVLSI Jan. 2020 212-223*

Impulse noise

Design and Analysis of Collective Pulse Oscillators. *Mukim, P.*, +, *TVLSI May 2020 1242-1255*

Inductors

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020 700-713*

Industrial property

Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*

Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*

SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. *Roshanifefat, S.*, +, *TVLSI April 2020 954-967*
 Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*
 Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

Injection locked oscillators

A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M.*, +, *TVLSI Nov. 2020 2474-2478*
 A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*

Ink jet printing

A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*
 A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit. *Erozan, A.T.*, +, *TVLSI June 2020 1496-1504*

Input-output programs

Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J.*, +, *TVLSI July 2020 1676-1689*

Integer programming

Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J.*, +, *TVLSI Feb. 2020 307-316*
 Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement. *Yan, J.*, *TVLSI March 2020 736-749*

Integrated circuit design

A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*
 A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
 A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. *Agnesina, A.*, +, *TVLSI Sept. 2020 2055-2068*
 A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. *Kumari, M.*, +, *TVLSI March 2020 833-837*
 A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug. *Kumar, B.*, +, *TVLSI April 2020 1002-1015*
 A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*
 A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability. *Wang, D.*, +, *TVLSI April 2020 390-402*
 Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
 Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
 All-Digital Cost-Efficient CMOS Digital-to-Time Converter Using Binary-Weighted Pulse Expansion. *Chen, C.*, +, *TVLSI April 2020 1094-1098*
 An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*
 Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors. *Duch, L.*, +, *TVLSI Oct. 2020 2122-2133*
 Architecture of Cobweb-Based Redundant TSV for Clustered Faults. *Ni, T.*, +, *TVLSI July 2020 1736-1739*
 Design and Analysis of Collective Pulse Oscillators. *Mukim, P.*, +, *TVLSI May 2020 1242-1255*
 Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*
 Design Space Exploration for Chiplet-Assembly-Based Processors. *Pal, S.*, +, *TVLSI April 2020 1062-1073*
 Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators. *Ciprut, A.*, +, *TVLSI Feb. 2020 414-420*
 Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M.*, +, *TVLSI March 2020 823-827*

Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. *Dhanuskodi, S.N.*, +, *TVLSI Aug. 2020 1807-1820*
 Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*
 Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*
 GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
 GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*
 Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*
 Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching. *Chen, P.*, +, *TVLSI Nov. 2020 2233-2242*
 Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimipour, S.*, +, *TVLSI Oct. 2020 2210-2222*
 Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
 Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources. *Cheng, Y.*, +, *TVLSI Aug. 2020 1881-1892*
 Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*
 Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A.*, +, *TVLSI March 2020 764-776*
 Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*
 Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. *Han, Y.*, +, *TVLSI April 2020 1089-1093*
 REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory. *Lai, B.*, +, *TVLSI March 2020 660-671*
 Static Power Side-Channel Analysis—An Investigation of Measurement Factors. *Moos, T.*, +, *TVLSI Feb. 2020 376-389*
 TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages. *Shen, S.*, +, *TVLSI Jan. 2020 252-262*
 Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*
 Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

Integrated circuit interconnections

An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*
 Delay-Constrained GNR Routing for Layer Minimization. *Yan, J.*, *TVLSI Nov. 2020 2356-2369*
 Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*
 Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
 Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L.*, +, *TVLSI Feb. 2020 339-352*
 Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimipour, S.*, +, *TVLSI Oct. 2020 2210-2222*

Integrated circuit layout

Logic IP for Low-Cost IC Design in Advanced CMOS Nodes. *Isgenc, M.M.*, +, *TVLSI Feb. 2020 585-595*

Integrated circuit manufacture

A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*
 Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*

Integrated circuit modeling

A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips. *Sultan, H.*, +, *TVLSI Nov. 2020 2342-2355*

- Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
- Analysis of Passive Charge Sharing-Based Segmented SAR ADCs. *Wang, A.*, +, *TVLSI May 2020 1195-1206*
- BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
- Formal Modeling of Network-on-Chip Using CFMS and its Application in Detecting Deadlock. *Das, S.*, +, *TVLSI April 2020 1016-1029*
- Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*
- Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*
- McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. *Guler, A.*, +, *TVLSI Oct. 2020 2146-2156*
- Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation. *Wu, Y.*, +, *TVLSI Dec. 2020 2658-2671*
- Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. *Wen, L.*, +, *TVLSI Aug. 2020 1935-1939*
- Integrated circuit noise**
- A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines. *Lu, L.*, +, *TVLSI June 2020 1345-1356*
- Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H.*, +, *TVLSI Jan. 2020 233-242*
- Design and Analysis of Collective Pulse Oscillators. *Mukim, P.*, +, *TVLSI May 2020 1242-1255*
- Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimipour, S.*, +, *TVLSI Oct. 2020 2210-2222*
- Integrated circuit reliability**
- A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*
- A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs. *He, G.*, +, *TVLSI Oct. 2020 2134-2145*
- Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
- Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors. *Duch, L.*, +, *TVLSI Oct. 2020 2122-2133*
- Architecture of Cobweb-Based Redundant TSV for Clustered Faults. *Ni, T.*, +, *TVLSI July 2020 1736-1739*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction. *Lin, D.Y.*, +, *TVLSI April 2020 1030-1042*
- Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling. *Afzali-Kusha, H.*, +, *TVLSI May 2020 1207-1220*
- Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*
- Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*
- Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis. *Sanyal, S.*, +, *TVLSI Feb. 2020 456-466*
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
- Fault-Aware Dependability Enhancement Techniques for Flash Memories. *Lu, S.*, +, *TVLSI March 2020 634-645*
- GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020 805-817*
- HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis. *Jang, S.*, +, *TVLSI Aug. 2020 1893-1900*
- Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L.*, +, *TVLSI Feb. 2020 339-352*
- Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimipour, S.*, +, *TVLSI Oct. 2020 2210-2222*
- Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
- Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation. *Wu, Y.*, +, *TVLSI Dec. 2020 2658-2671*
- Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*
- Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. *Han, Y.*, +, *TVLSI April 2020 1089-1093*
- Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. *Wen, L.*, +, *TVLSI Aug. 2020 1935-1939*
- SRAM Stability Analysis and Performance–Reliability Tradeoff for Different Cache Configurations. *Zhang, R.*, +, *TVLSI March 2020 620-633*
- Integrated circuit testing**
- A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches. *Huang, C.*, +, *TVLSI May 2020 1141-1149*
- A Methodology to Capture Fine-Grained Internal Visibility During Multisession Silicon Debug. *Kumar, B.*, +, *TVLSI April 2020 1002-1015*
- An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*
- BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*
- Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*
- Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. *Pomeranz, I.*, *TVLSI Feb. 2020 544-552*
- Fault-Aware Dependability Enhancement Techniques for Flash Memories. *Lu, S.*, +, *TVLSI March 2020 634-645*
- GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020 805-817*
- Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A.*, +, *TVLSI March 2020 764-776*
- Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*
- Integrated circuit yield**
- GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020 805-817*
- Integrated circuits**
- A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits. *Erozan, A.T.*, +, *TVLSI Nov. 2020 2448-2458*
- ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020 2518-2529*
- Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method. *Floros, G.*, +, *TVLSI July 2020 1610-1620*
- Integrated logic circuits**
- Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*
- Integrated memory circuits**
- GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020 805-817*
- Intelligent sensors**
- Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*
- Intermodulation**
- A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020 700-713*
- Intermodulation distortion**
- A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF. *Vitee, N.*, +, *TVLSI May 2020 1164-1174*

Internet of Things

- ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B., +, TVLSI Dec. 2020 2518-2529*
- Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M., +, TVLSI May 2020 1292-1301*
- GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T., +, TVLSI Nov. 2020 2383-2396*
- Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J., +, TVLSI Feb. 2020 307-316*
- PCBChain: Lightweight Reconfigurable Blockchain Primitives for Secure IoT Applications. *Yan, W., +, TVLSI Oct. 2020 2196-2209*
- QEC: A Quantum Entropy Chip and Its Applications. *Park, J., +, TVLSI June 2020 1471-1484*

Interpolation

- A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P., +, TVLSI Sept. 2020 2004-2013*
- A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network. *Li, T., +, TVLSI Dec. 2020 2623-2635*
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L., +, TVLSI Feb. 2020 421-432*

Intersymbol interference

- A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS. *Kim, H., +, TVLSI May 2020 1107-1117*
- A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K., +, TVLSI July 2020 1726-1735*
- A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. *Seo, J., +, TVLSI March 2020 818-822*
- A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H., +, TVLSI Dec. 2020 2708-2720*

Intranets

- Human-Centric Computing. *Rabaey, J.M., TVLSI Jan. 2020 3-11*

Invasive software

- Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I., +, TVLSI June 2020 1461-1470*

Inverters

- Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. *Bahar, A.N., +, TVLSI Dec. 2020 2530-2539*
- Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S., +, TVLSI July 2020 1578-1588*
- Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs. *Zhuang, H., +, TVLSI Dec. 2020 2699-2707*

Iterative methods

- A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips. *Sultan, H., +, TVLSI Nov. 2020 2342-2355*
- A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y., +, TVLSI Jan. 2020 174-187*
- architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute. *Li, H., +, TVLSI Feb. 2020 516-529*
- Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y., +, TVLSI Aug. 2020 1796-1806*
- Delay-Constrained GNR Routing for Layer Minimization. *Yan, J., TVLSI Nov. 2020 2356-2369*
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L., +, TVLSI Feb. 2020 421-432*
- On Fast and Exact Computation of Error Metrics in Approximate LSB Adders. *Sinha Roy, A., +, TVLSI April 2020 876-889*

J**Jitter**

- A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M., +, TVLSI Nov. 2020 2474-2478*
- A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS. *Wang, X., +, TVLSI Jan. 2020 12-22*
- A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. *Kye, C., +, TVLSI May 2020 1099-1106*
- A Fast Settling Fractional-N DPLL With Loop-Order Switching. *Paliwal, P., +, TVLSI March 2020 714-725*
- An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits. *Ryu, K., +, TVLSI Nov. 2020 2257-2267*
- Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X., +, TVLSI July 2020 1589-1599*
- Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M., +, TVLSI Nov. 2020 2280-2289*

Josephson effect

- Design Methodology for Distributed Large-Scale ERSFQ Bias Networks. *Krylov, G., +, TVLSI Nov. 2020 2438-2447*

L**Lab-on-a-chip**

- Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. *Liang, T., +, TVLSI May 2020 1269-1282*

Lead bonding

- Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M., +, TVLSI May 2020 1292-1301*

Leakage currents

- A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme. *Liu, C., +, TVLSI Nov. 2020 2469-2473*

Learning (artificial intelligence)

- A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K., +, TVLSI Jan. 2020 62-75*
- Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S., +, TVLSI Feb. 2020 443-455*
- AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. *Faraone, J., +, TVLSI Jan. 2020 115-128*
- Approximate Memory Compression. *Ranjan, A., +, TVLSI April 2020 980-991*
- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H., +, TVLSI May 2020 1150-1163*
- EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A., +, TVLSI Feb. 2020 363-375*
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M., +, TVLSI July 2020 1665-1675*
- Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S., +, TVLSI Feb. 2020 317-328*
- Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S., +, TVLSI July 2020 1578-1588*
- Mapping Spiking Neural Networks to Neuromorphic Hardware. *Balaji, A., +, TVLSI Jan. 2020 76-86*
- Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J., +, TVLSI Feb. 2020 307-316*
- MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y., +, TVLSI March 2020 791-804*
- Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing. *Tian, Z., +, TVLSI May 2020 1128-1140*
- NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D., +, TVLSI Aug. 2020 1844-1857*

- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*
- Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks. *Yin, S.*, +, *TVLSI Jan. 2020 48-61*
- Least mean squares methods**
- A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K.*, +, *TVLSI July 2020 1726-1735*
- A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H.*, +, *TVLSI Dec. 2020 2708-2720*
- A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*
- Analysis and Design of Unified Architectures for Zero-Attraction-Based Sparse Adaptive Filters. *Ray, D.*, +, *TVLSI May 2020 1321-1325*
- Practical Implementation of Multichannel Filtered-x Least Mean Square Algorithm Based on the Multiple-Parallel-Branch With Folding Architecture for Large-Scale Active Noise Control. *Shi, D.*, +, *TVLSI April 2020 940-953*
- Life estimation**
- Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation. *Wu, Y.*, +, *TVLSI Dec. 2020 2658-2671*
- Light emitting diodes**
- Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching. *Chen, P.*, +, *TVLSI Nov. 2020 2233-2242*
- Linear algebra**
- Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*
- Linear programming**
- Memory Optimization for Energy-Efficient Differentially Private Deep Learning. *Edstrom, J.*, +, *TVLSI Feb. 2020 307-316*
- Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement. *Yan, J.*, *TVLSI March 2020 736-749*
- Linearization techniques**
- A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N.*, +, *TVLSI March 2020 700-713*
- Local area networks**
- Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte. *Radonjic, A.*, *TVLSI Aug. 2020 1901-1908*
- Logic arrays**
- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*
- Logic CAD**
- Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S.*, +, *TVLSI March 2020 777-790*
- Logic circuits**
- A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping. *Late, E.*, +, *TVLSI Oct. 2020 2223-2227*
- Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel. *Wang, Z.*, +, *TVLSI Aug. 2020 1821-1832*
- Memristive Computational Memory Using Memristor Overwrite Logic (MOL). *Alhaj Ali, K.*, +, *TVLSI Nov. 2020 2370-2382*
- Logic design**
- A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P.*, +, *TVLSI Sept. 2020 2004-2013*
- A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*
- A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*
- A Semiparallel Full-Adder in IMPLY Logic. *Ganjehezadeh Rohani, S.*, +, *TVLSI Jan. 2020 297-301*
- A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*
- An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs. *Zhu, C.*, +, *TVLSI Sept. 2020 1953-1965*
- An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation. *Mohanty, B.K.*, +, *TVLSI May 2020 1221-1229*
- An FPGA-Based 1-GHz, 128 × 128 Cross-Correlator for Aperture Synthesis Imaging. *Asif, M.*, +, *TVLSI Jan. 2020 129-141*
- Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems. *Moreno, A.A.*, +, *TVLSI Sept. 2020 1993-2003*
- Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C.*, +, *TVLSI Sept. 2020 2069-2073*
- Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction. *Lin, D.Y.*, +, *TVLSI April 2020 1030-1042*
- Design and Implementation of Reconfigurable Asynchronous Pipelines. *de Gennaro, A.*, +, *TVLSI June 2020 1527-1539*
- Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling. *Afzali-Kusha, H.*, +, *TVLSI May 2020 1207-1220*
- Design Methodology for Distributed Large-Scale ERSFQ Bias Networks. *Krylov, G.*, +, *TVLSI Nov. 2020 2438-2447*
- Design of Approximate Booth Squarer for Error-Tolerant Computing. *Manikantta Reddy, K.*, +, *TVLSI May 2020 1230-1241*
- Enabling Dynamic Communication for Runtime Circuit Relocation. *Adetomi, A.*, +, *TVLSI Jan. 2020 142-155*
- Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*
- High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell. *Kandpal, J.*, +, *TVLSI June 2020 1413-1422*
- Logic IP for Low-Cost IC Design in Advanced CMOS Nodes. *Isgenc, M.M.*, +, *TVLSI Feb. 2020 585-595*
- Memristive Computational Memory Using Memristor Overwrite Logic (MOL). *Alhaj Ali, K.*, +, *TVLSI Nov. 2020 2370-2382*
- NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S.*, +, *TVLSI Sept. 2020 1966-1978*
- On Fast and Exact Computation of Error Metrics in Approximate LSB Adders. *Sinha Roy, A.*, +, *TVLSI April 2020 876-889*
- Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*
- PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*
- Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. *Wen, L.*, +, *TVLSI Aug. 2020 1935-1939*
- Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*
- Logic gates**
- A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process. *Li, G.*, +, *TVLSI Nov. 2020 2290-2299*
- A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *Xie, Y.*, +, *TVLSI Dec. 2020 2540-2550*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. *Bahar, A.N.*, +, *TVLSI Dec. 2020 2530-2539*

- FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A., +, TVLSI Dec. 2020 2726-2730*
- High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell. *Kandpal, J., +, TVLSI June 2020 1413-1422*
- In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands. *Lin, Z., +, TVLSI May 2020 1316-1320*
- Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs. *Zhuang, H., +, TVLSI Dec. 2020 2699-2707*
- Optimal Accelerated Test Framework for Time-Dependent Dielectric Breakdown Lifetime Parameter Estimation. *Wu, Y., +, TVLSI Dec. 2020 2658-2671*
- PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M., +, TVLSI Aug. 2020 1782-1795*
- Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A., +, TVLSI June 2020 1403-1412*
- Logic testing**
- Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping. *Late, E., +, TVLSI Oct. 2020 2223-2227*
- Broad-Brush Compaction for Sequential Test Generation. *Pomeranz, I., TVLSI Aug. 2020 1940-1944*
- Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. *Pomeranz, I., TVLSI Feb. 2020 544-552*
- Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A., +, TVLSI March 2020 764-776*
- Selection of Primary Output Vectors to Observe Under Multicycle Tests. *Pomeranz, I., TVLSI Jan. 2020 156-162*
- Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays. *Javvaji, P.K., +, TVLSI Jan. 2020 163-173*
- Losses**
- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H., +, TVLSI May 2020 1150-1163*
- Low noise amplifiers**
- A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF. *Vitee, N., +, TVLSI May 2020 1164-1174*
- A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*
- A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A., +, TVLSI Jan. 2020 212-223*
- Low-pass filters**
- A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F., +, TVLSI Aug. 2020 1757-1769*
- Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. *Chang, C., +, TVLSI Jan. 2020 292-296*
- Low-power electronics**
- A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F., +, TVLSI Aug. 2020 1757-1769*
- A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q., +, TVLSI June 2020 1449-1460*
- A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction. *Yang, P., +, TVLSI Sept. 2020 2004-2013*
- A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. *Kye, C., +, TVLSI May 2020 1099-1106*
- A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*
- A 300-mV Auto Shutdown Comparator-Based Continuous Time $\Delta\Sigma$ Modulator. *Somappa, L., +, TVLSI Aug. 2020 1920-1924*
- A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. *Seo, J., +, TVLSI March 2020 818-822*
- A Compact 0.3-V Class AB Bulk-Driven OTA. *Kulej, T., +, TVLSI Jan. 2020 224-232*
- A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T., +, TVLSI June 2020 1485-1495*
- A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches. *Huang, C., +, TVLSI May 2020 1141-1149*
- A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D., +, TVLSI Jan. 2020 243-251*
- A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. *Kumari, M., +, TVLSI March 2020 833-837*
- A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme. *Liu, C., +, TVLSI Nov. 2020 2469-2473*
- A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M., +, TVLSI March 2020 828-832*
- A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q., +, TVLSI Oct. 2020 2099-2108*
- A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A., +, TVLSI Jan. 2020 212-223*
- A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J., +, TVLSI June 2020 1423-1434*
- A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability. *Wang, D., +, TVLSI Feb. 2020 390-402*
- Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S., +, TVLSI Feb. 2020 443-455*
- An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q., +, TVLSI Sept. 2020 2042-2054*
- Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M., +, TVLSI May 2020 1292-1301*
- Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems. *Moreno, A.A., +, TVLSI Sept. 2020 1993-2003*
- Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors. *Duch, L., +, TVLSI Oct. 2020 2122-2133*
- Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C., +, TVLSI Sept. 2020 2069-2073*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L., +, TVLSI Feb. 2020 596-606*
- Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S., +, TVLSI March 2020 777-790*
- Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping. *Late, E., +, TVLSI Oct. 2020 2223-2227*
- Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I., +, TVLSI June 2020 1461-1470*
- Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y., +, TVLSI Aug. 2020 1796-1806*
- Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling. *Afzali-Kusha, H., +, TVLSI May 2020 1207-1220*
- Design Methodology for Distributed Large-Scale ERSFQ Bias Networks. *Krylov, G., +, TVLSI Nov. 2020 2438-2447*
- Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G., +, TVLSI June 2020 1505-1512*
- Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M., +, TVLSI March 2020 823-827*
- Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. *Dhanuskodi, S.N., +, TVLSI Aug. 2020 1807-1820*
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M., +, TVLSI July 2020 1665-1675*
- Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis. *Sanyal, S., +, TVLSI Feb. 2020 456-466*
- Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A., +, TVLSI March 2020 646-659*

- GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
- Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*
- GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*
- High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR–XNOR Cell. *Kandpal, J.*, +, *TVLSI June 2020 1413-1422*
- High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*
- High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*
- Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*
- Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimpour, S.*, +, *TVLSI Oct. 2020 2210-2222*
- McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. *Guler, A.*, +, *TVLSI Oct. 2020 2146-2156*
- Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
- PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*
- Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. *Han, Y.*, +, *TVLSI April 2020 1089-1093*
- Static Power Side-Channel Analysis—An Investigation of Measurement Factors. *Moos, T.*, +, *TVLSI Feb. 2020 376-389*
- Sub-1-V BGR and POR Hybrid Circuit With 2.25- μ A Current Dissipation and Low Complexity. *Zhou, B.*, +, *TVLSI Oct. 2020 2228-2232*
- TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages. *Shen, S.*, +, *TVLSI Jan. 2020 252-262*
- Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M.*, +, *TVLSI May 2020 1331-1335*
- Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*
- Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

M

Machine learning

- A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach. *Datta, P.*, +, *TVLSI Dec. 2020 2584-2597*

Magnetic tunneling

- A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*
- Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*
- High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*
- Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks. *Ben Dodo, S.*, +, *TVLSI Jan. 2020 263-272*

Magneto-electronics

- Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*

Maintenance modeling

- ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020 2518-2529*

Majority logic

- A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*

Manufacturing data processing

- SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. *Roshanisefat, S.*, +, *TVLSI April 2020 954-967*

Masks

- Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources. *Cheng, Y.*, +, *TVLSI Aug. 2020 1881-1892*

Matching pursuit algorithms

- The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. *Cheng, H.*, +, *TVLSI Dec. 2020 2612-2622*

Mathematics computing

- Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S.*, +, *TVLSI July 2020 1578-1588*

Matrix algebra

- A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*
- Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S.*, +, *TVLSI March 2020 843-847*
- Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
- Fast Hybrid Karatsuba Multiplier for Type II Pentanomials. *Li, Y.*, +, *TVLSI Nov. 2020 2459-2463*
- High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters. *Chen, P.*, +, *TVLSI April 2020 904-913*
- Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*

Matrix multiplication

- Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*
- Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*
- TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. *Jain, S.*, +, *TVLSI July 2020 1567-1577*

Mean square error methods

- Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S.*, +, *TVLSI July 2020 1578-1588*
- Low-Cost Stochastic Number Generators for Stochastic Computing. *Salehi, S.A.*, *TVLSI April 2020 992-1001*
- On Fast and Exact Computation of Error Metrics in Approximate LSB Adders. *Sinha Roy, A.*, +, *TVLSI April 2020 876-889*

Medical image processing

- High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D.*, +, *TVLSI Feb. 2020 492-502*

Medical signal processing

- A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y.*, +, *TVLSI Jan. 2020 174-187*

Memory architecture

- Approximate Memory Compression. *Ranjan, A.*, +, *TVLSI April 2020 980-991*
- Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*
- Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*

In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands. *Lin, Z., +, TVLSI May 2020 1316-1320*

REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory. *Lai, B., +, TVLSI March 2020 660-671*

Memory management

A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM. *Park, H.K., +, TVLSI Dec. 2020 2650-2657*

Memristors

A Semiparallel Full-Adder in IMPLY Logic. *Ganjehezadeh Rohani, S., +, TVLSI Jan. 2020 297-301*

A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K., +, TVLSI Jan. 2020 62-75*

Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N., +, TVLSI April 2020 1050-1061*

Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S., +, TVLSI July 2020 1578-1588*

Memristive Computational Memory Using Memristor Overwrite Logic (MOL). *Alhaj Ali, K., +, TVLSI Nov. 2020 2370-2382*

Message passing

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H., +, TVLSI April 2020 926-939*

Metropolitan area networks

Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte. *Radonjic, A., TVLSI Aug. 2020 1901-1908*

Microchannel flow

A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips. *Sultan, H., +, TVLSI Nov. 2020 2342-2355*

Microcontrollers

QEC: A Quantum Entropy Chip and Its Applications. *Park, J., +, TVLSI June 2020 1471-1484*

Microelectrodes

Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. *Liang, T., +, TVLSI May 2020 1269-1282*

Microfluidics

Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. *Liang, T., +, TVLSI May 2020 1269-1282*

Microprocessor chips

A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J., +, TVLSI June 2020 1423-1434*

An Energy-Efficient Deep Convolutional Neural Network Inference Processor With Enhanced Output Stationary Dataflow in 65-nm CMOS. *Sim, J., +, TVLSI Jan. 2020 87-100*

An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X., +, TVLSI Nov. 2020 2314-2327*

Analysis of Functional Errors Produced by Long-Term Workload-Dependent BTI Degradation in Ultralow Power Processors. *Duch, L., +, TVLSI Oct. 2020 2122-2133*

Approximate Memory Compression. *Ranjan, A., +, TVLSI April 2020 980-991*

Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M., +, TVLSI Feb. 2020 530-543*

Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J., +, TVLSI Nov. 2020 2424-2437*

Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S., +, TVLSI March 2020 777-790*

Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H., +, TVLSI May 2020 1150-1163*

Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y., +, TVLSI Aug. 2020 1796-1806*

Design Space Exploration for Chiplet-Assembly-Based Processors. *Pal, S., +, TVLSI April 2020 1062-1073*

Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. *Dhanuskodi, S.N., +, TVLSI Aug. 2020 1807-1820*

GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T., +, TVLSI Nov. 2020 2383-2396*

Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimpour, S., +, TVLSI Oct. 2020 2210-2222*

McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. *Guler, A., +, TVLSI Oct. 2020 2146-2156*

Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J., +, TVLSI July 2020 1676-1689*

SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations. *Zhang, R., +, TVLSI March 2020 620-633*

TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. *Jain, S., +, TVLSI July 2020 1567-1577*

Microprocessors

A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM. *Park, H.K., +, TVLSI Dec. 2020 2650-2657*

An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A., +, TVLSI Dec. 2020 2598-2611*

Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. *Bahar, A.N., +, TVLSI Dec. 2020 2530-2539*

Microwave amplifiers

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A., +, TVLSI Jan. 2020 212-223*

Microwave filters

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I., +, TVLSI Oct. 2020 2109-2121*

Microwave integrated circuits

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I., +, TVLSI Oct. 2020 2109-2121*

A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M., +, TVLSI Nov. 2020 2474-2478*

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z., +, TVLSI Nov. 2020 2243-2256*

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A., +, TVLSI Jan. 2020 212-223*

Microwave oscillators

A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M., +, TVLSI Nov. 2020 2474-2478*

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z., +, TVLSI Nov. 2020 2243-2256*

Microwave power amplifiers

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I., +, TVLSI Oct. 2020 2109-2121*

Microwave switches

Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M., +, TVLSI May 2020 1292-1301*

Millimeter wave communication

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H., +, TVLSI April 2020 926-939*

Millimeter wave imaging

An FPGA-Based 1-GHz, 128 × 128 Cross-Correlator for Aperture Synthesis Imaging. *Asif, M., +, TVLSI Jan. 2020 129-141*

Millimeter wave integrated circuits

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z., +, TVLSI Nov. 2020 2243-2256*

- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*
- Millimeter wave oscillators**
- A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*
- Millimeter wave phase shifters**
- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- Millimeter wave radar**
- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- Millimeter wave receivers**
- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- MIMO communication**
- Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G.*, +, *TVLSI Feb. 2020 467-479*
- The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. *Cheng, H.*, +, *TVLSI Dec. 2020 2612-2622*
- Minimax techniques**
- Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources. *Cheng, Y.*, +, *TVLSI Aug. 2020 1881-1892*
- Minimization**
- All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization. *Tavares, Y.A.*, +, *TVLSI May 2020 1175-1184*
- GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
- Mixed analog digital integrated circuits**
- Assertions for Protecting Mixed-Signal Latency Contracts in Power Management. *Mandal, S.*, +, *TVLSI Aug. 2020 1745-1756*
- Breaking Analog Locking Techniques. *Jayasankaran, N.G.*, +, *TVLSI Oct. 2020 2157-2170*
- Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M.*, +, *TVLSI March 2020 823-827*
- PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*
- MMIC power amplifiers**
- Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M.*, +, *TVLSI May 2020 1331-1335*
- Mobile computing**
- Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing. *Tian, Z.*, +, *TVLSI May 2020 1128-1140*
- NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D.*, +, *TVLSI Aug. 2020 1844-1857*
- Modulators**
- High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*
- Molecular biophysics**
- Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. *Liang, T.*, +, *TVLSI May 2020 1269-1282*
- Monolithic integrated circuits**
- McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. *Guler, A.*, +, *TVLSI Oct. 2020 2146-2156*
- Monte Carlo methods**
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M.*, +, *TVLSI July 2020 1665-1675*
- Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*
- Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L.*, +, *TVLSI Feb. 2020 339-352*
- Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
- TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems. *Dang, K.N.*, +, *TVLSI March 2020 672-685*
- MOSFET**
- Bias-Dependent Variation in FinFET SRAM. *Mann, R.W.*, +, *TVLSI May 2020 1341-1344*
- Efficient Register Renaming Architectures for 8-bit AES Datapath at 0.55 pJ/bit in 16-nm FinFET. *Dhanuskodi, S.N.*, +, *TVLSI Aug. 2020 1807-1820*
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M.*, +, *TVLSI July 2020 1665-1675*
- Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
- pMOS Pass Gate Local Bitline SRAM Architecture With Virtual V_{SS} for Near-Threshold Operation. *Park, J.*, +, *TVLSI April 2020 1079-1083*
- MOSFET circuits**
- A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*
- Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling. *Afzali-Kusha, H.*, +, *TVLSI May 2020 1207-1220*
- MRAM devices**
- Approximate Memory Compression. *Ranjan, A.*, +, *TVLSI April 2020 980-991*
- SALE: Smartly Allocating Low-Cost Many-Bit ECC for Mitigating Read and Write Errors in STT-RAM Caches. *Qureshi, M.A.*, +, *TVLSI June 2020 1357-1370*
- Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks. *Ben Dodo, S.*, +, *TVLSI Jan. 2020 263-272*
- Multicore processing**
- A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*
- Multilayer perceptrons**
- Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S.*, +, *TVLSI Feb. 2020 317-328*
- Multimedia computing**
- Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*
- Multiplexing**
- A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process. *Li, G.*, +, *TVLSI Nov. 2020 2290-2299*
- Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*
- Multiplexing equipment**
- Conflux—An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout. *Hoff, J.R.*, *TVLSI Feb. 2020 503-515*
- Multiplying circuits**
- A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*
- AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. *Faraone, J.*, +, *TVLSI Jan. 2020 115-128*
- Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*

Design Exploration of Energy-Efficient Accuracy-Configurable Dadda Multipliers With Improved Lifetime Based on Voltage Overscaling. *Afzali-Kusha, H.*, +, *TVLSI May 2020 1207-1220*

Fast Hybrid Karatsuba Multiplier for Type II Pentanomials. *Li, Y.*, +, *TVLSI Nov. 2020 2459-2463*

Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*

GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*

Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*

PDP and TPD Flexible MCML and MTCML Ultralow-Power and High-Speed Structures for Wireless and Wireline Applications. *Yektaei, M.*, +, *TVLSI Aug. 2020 1782-1795*

Very Fast, High-Performance 5-2 and 7-2 Compressors in CMOS Process for Rapid Parallel Accumulations. *Fathi, A.*, +, *TVLSI June 2020 1403-1412*

Multiprocessing systems

A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*

An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*

Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*

Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*

Design Space Exploration for Chiplet-Assembly-Based Processors. *Pal, S.*, +, *TVLSI April 2020 1062-1073*

Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*

McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. *Guler, A.*, +, *TVLSI Oct. 2020 2146-2156*

MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y.*, +, *TVLSI March 2020 791-804*

Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing. *Tian, Z.*, +, *TVLSI May 2020 1128-1140*

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S.*, +, *TVLSI Sept. 2020 1966-1978*

Multiprocessor interconnection networks

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S.*, +, *TVLSI Sept. 2020 1966-1978*

Multiprocessors

An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A.*, +, *TVLSI Dec. 2020 2598-2611*

N

Nanoelectronics

Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I.*, +, *TVLSI June 2020 1461-1470*

Delay-Constrained GNR Routing for Layer Minimization. *Yan, J.*, *TVLSI Nov. 2020 2356-2369*

Nanoribbons

Delay-Constrained GNR Routing for Layer Minimization. *Yan, J.*, *TVLSI Nov. 2020 2356-2369*

Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement. *Yan, J.*, *TVLSI March 2020 736-749*

Nanoscale devices

Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A.*, +, *TVLSI Dec. 2020 2481-2494*

Nearest neighbor methods

Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. *Yu, Y.*, +, *TVLSI July 2020 1545-1556*

Negative bias temperature instability

Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*

Network routing

Delay-Constrained GNR Routing for Layer Minimization. *Yan, J.*, *TVLSI Nov. 2020 2356-2369*

Enabling Dynamic Communication for Runtime Circuit Relocation. *Adetomi, A.*, +, *TVLSI Jan. 2020 142-155*

Formal Modeling of Network-on-Chip Using CFMSM and its Application in Detecting Deadlock. *Das, S.*, +, *TVLSI April 2020 1016-1029*

Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*

Logic IP for Low-Cost IC Design in Advanced CMOS Nodes. *Isgenc, M.M.*, +, *TVLSI Feb. 2020 585-595*

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S.*, +, *TVLSI Sept. 2020 1966-1978*

Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources. *Cheng, Y.*, +, *TVLSI Aug. 2020 1881-1892*

Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*

Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement. *Yan, J.*, *TVLSI March 2020 736-749*

Network synthesis

A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit. *Erozan, A.T.*, +, *TVLSI June 2020 1496-1504*

Assertions for Protecting Mixed-Signal Latency Contracts in Power Management. *Mandal, S.*, +, *TVLSI Aug. 2020 1745-1756*

Network topology

Formal Modeling of Network-on-Chip Using CFMSM and its Application in Detecting Deadlock. *Das, S.*, +, *TVLSI April 2020 1016-1029*

Network-on-chip

Formal Modeling of Network-on-Chip Using CFMSM and its Application in Detecting Deadlock. *Das, S.*, +, *TVLSI April 2020 1016-1029*

Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S.*, +, *TVLSI Sept. 2020 1966-1978*

TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems. *Dang, K.N.*, +, *TVLSI March 2020 672-685*

Neural chips

Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. *Yu, Y.*, +, *TVLSI July 2020 1545-1556*

A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*

A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*

An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective. *Chen, Q.*, +, *TVLSI June 2020 1540-1544*

GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*

Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*

Mapping Spiking Neural Networks to Neuromorphic Hardware. *Balaji, A.*, +, *TVLSI Jan. 2020 76-86*

Neural network architecture

Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*

Mapping Spiking Neural Networks to Neuromorphic Hardware. *Balaji, A., +, TVLSI Jan. 2020 76-86*

MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y., +, TVLSI March 2020 791-804*

Neural networks

A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K., +, TVLSI Jan. 2020 62-75*

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. *Faravone, J., +, TVLSI Jan. 2020 115-128*

Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems. *Moreno, A.A., +, TVLSI Sept. 2020 1993-2003*

Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint. *Lu, A., +, TVLSI Sept. 2020 1945-1952*

Interstice: Inverter-Based Memristive Neural Networks Discretization for Function Approximation Applications. *Vahdat, S., +, TVLSI July 2020 1578-1588*

Mapping Spiking Neural Networks to Neuromorphic Hardware. *Balaji, A., +, TVLSI Jan. 2020 76-86*

NeuronLink: An Efficient Chip-to-Chip Interconnect for Large-Scale Neural Network Accelerators. *Xiao, S., +, TVLSI Sept. 2020 1966-1978*

Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks. *Yin, S., +, TVLSI Jan. 2020 48-61*

Neuromorphics

Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor. *Bailey, T.J., +, TVLSI Nov. 2020 2410-2423*

Neurons

ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B., +, TVLSI Dec. 2020 2518-2529*

Neurophysiology

Mapping Spiking Neural Networks to Neuromorphic Hardware. *Balaji, A., +, TVLSI Jan. 2020 76-86*

Neutron effects

Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y., +, TVLSI March 2020 726-735*

NIST

Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. *Phoon, J., +, TVLSI Dec. 2020 2672-2684*

Nonlinear functions

PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions. *Dong, H., +, TVLSI Sept. 2020 2014-2027*

Nonlinear network analysis

Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H., +, TVLSI Jan. 2020 233-242*

Nonparametric statistics

Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics. *Shylendra, A., +, TVLSI Aug. 2020 1833-1843*

Nonvolatile memory

Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y., +, TVLSI Dec. 2020 2636-2649*

Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A., +, TVLSI Dec. 2020 2481-2494*

NOR circuits

High-Speed Hybrid-Logic Full Adder Using High-Performance 10-T XOR-XNOR Cell. *Kandpal, J., +, TVLSI June 2020 1413-1422*

Nuclear electronics

A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree. *Fahim, F., +, TVLSI Feb. 2020 576-584*

Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O., +, TVLSI April 2020 914-925*

O

Open systems

A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS. *Wang, X., +, TVLSI Jan. 2020 12-22*

Operational amplifiers

A 175.2-mW 4-Stage OTA With Wide Load Range (400 pF–12 nF) Using Active Parallel Compensation. *Fordjour, S.A., +, TVLSI July 2020 1621-1629*

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*

A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K., +, TVLSI July 2020 1726-1735*

A Compact 0.3-V Class AB Bulk-Driven OTA. *Kulej, T., +, TVLSI Jan. 2020 224-232*

A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers. *Ju, H., +, TVLSI Aug. 2020 1770-1781*

A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M., +, TVLSI March 2020 828-832*

Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N., +, TVLSI April 2020 1050-1061*

Optical device fabrication

A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits. *Erozan, A.T., +, TVLSI Nov. 2020 2448-2458*

Optical fabrication

A 2-D Calibration Scheme for Resistive Nonvolatile Memories. *Lee, A., +, TVLSI June 2020 1371-1377*

Optical fiber communication

Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S., +, TVLSI March 2020 843-847*

Optical radar

A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M., +, TVLSI March 2020 828-832*

Optical receivers

A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. *Fu, K., +, TVLSI July 2020 1726-1735*

Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte. *Radonjic, A., TVLSI Aug. 2020 1901-1908*

Optimization

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H., +, TVLSI April 2020 926-939*

Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S., +, TVLSI Feb. 2020 443-455*

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R., +, TVLSI Jan. 2020 273-286*

Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems. *Hadjiatheophanous, S., +, TVLSI Feb. 2020 553-564*

Optimization of Small-Delay Defects Test Quality by Clock Speed Selection and Proper Masking Based on the Weighted Slack Percentage. *Hasib, O.A., +, TVLSI March 2020 764-776*

PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions. *Dong, H., +, TVLSI Sept. 2020 2014-2027*

Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y., +, TVLSI Dec. 2020 2636-2649*

Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A., +, TVLSI Dec. 2020 2481-2494*

Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T., +, TVLSI May 2020 1256-1268*

Oscillators

Design and Analysis of Collective Pulse Oscillators. *Mukim, P., +, TVLSI May 2020 1242-1255*

Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L., +, TVLSI Feb. 2020 339-352*

P

Parallel architectures

A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator. *Sun, R., +, TVLSI Feb. 2020 565-575*

- A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Lin, Y.*, +, *TVLSI Jan. 2020 174-187*
- MERIT: Tensor Transform for Memory-Efficient Vision Processing on Parallel Architectures. *Lin, Y.*, +, *TVLSI March 2020 791-804*
- Parallel processing**
- Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis. *Sanyal, S.*, +, *TVLSI Feb. 2020 456-466*
- Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems. *Hadjitheophanous, S.*, +, *TVLSI Feb. 2020 553-564*
- Parametric amplifiers**
- A Discrete-Time MOS Parametric Amplifier-Based Chopped Signal Demodulator. *Joshi, A.*, +, *TVLSI Nov. 2020 2268-2279*
- Parity check codes**
- A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*
- Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. *Phoon, J.*, +, *TVLSI Dec. 2020 2672-2684*
- Autogeneration of Pipelined Belief Propagation Polar Decoders. *Ji, C.*, +, *TVLSI July 2020 1703-1716*
- Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*
- Information Storage Bit-Flipping Decoder for LDPC Codes. *Cui, H.*, +, *TVLSI Nov. 2020 2464-2468*
- Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*
- Partial differential equations**
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
- Particle detectors**
- Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*
- Pattern classification**
- Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S.*, +, *TVLSI Feb. 2020 317-328*
- Performance evaluation**
- A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*
- Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor. *Bailey, T.J.*, +, *TVLSI Nov. 2020 2410-2423*
- Peripheral interfaces**
- Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*
- Phase change memories**
- BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*
- RandShift: An Energy-Efficient Fault-Tolerant Method in Secure Nonvolatile Main Memory. *Soltani, M.*, +, *TVLSI Jan. 2020 287-291*
- Phase detectors**
- A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M.*, +, *TVLSI Nov. 2020 2474-2478*
- Phase locked loops**
- A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M.*, +, *TVLSI Nov. 2020 2474-2478*
- A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process. *Fu, Y.*, +, *TVLSI July 2020 1600-1609*
- High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters. *Chen, P.*, +, *TVLSI April 2020 904-913*
- Phase noise**
- A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*
- A 32-GHz Nested-PLL-Based FMCW Modulator With 2.16-GHz Bandwidth in a 65-nm CMOS Process. *Fu, Y.*, +, *TVLSI July 2020 1600-1609*
- Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X.*, +, *TVLSI July 2020 1589-1599*
- Phase shift keying**
- A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network. *Li, T.*, +, *TVLSI Dec. 2020 2623-2635*
- Phase shifters**
- The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. *Cheng, H.*, +, *TVLSI Dec. 2020 2612-2622*
- Phased array radar**
- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- Phasor measurement units**
- A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*
- Piecewise linear techniques**
- PLAC: Piecewise Linear Approximation Computation for All Nonlinear Unary Functions. *Dong, H.*, +, *TVLSI Sept. 2020 2014-2027*
- Pipeline arithmetic**
- A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*
- Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired Comparators. *Sun, J.*, +, *TVLSI April 2020 1074-1078*
- Pipeline processing**
- Design and Implementation of Reconfigurable Asynchronous Pipelines. *de Gennaro, A.*, +, *TVLSI June 2020 1527-1539*
- FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A.*, +, *TVLSI Dec. 2020 2726-2730*
- Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*
- Polynomials**
- Design and Implementation of Encryption/Decryption Architectures for BFV Homomorphic Encryption Scheme. *Mert, A.C.*, +, *TVLSI Feb. 2020 353-362*
- Fast Hybrid Karatsuba Multiplier for Type II Pentanomials. *Li, Y.*, +, *TVLSI Nov. 2020 2459-2463*
- Position sensitive particle detectors**
- A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree. *Fahim, F.*, +, *TVLSI Feb. 2020 576-584*
- Power aware computing**
- A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches. *Huang, C.*, +, *TVLSI May 2020 1141-1149*
- A Power Analysis Attack Resistant Multicore Platform With Effective Randomization Techniques. *Yang, J.*, +, *TVLSI June 2020 1423-1434*
- A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*
- Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
- Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*
- Assertions for Protecting Mixed-Signal Latency Contracts in Power Management. *Mandal, S.*, +, *TVLSI Aug. 2020 1745-1756*
- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*
- DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020 273-286*
- Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis. *Sanyal, S.*, +, *TVLSI Feb. 2020 456-466*
- GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*

- Improving the Accuracy and Hardware Efficiency of Neural Networks Using Approximate Multipliers. *Ansari, M.S.*, +, *TVLSI Feb. 2020 317-328*
- Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimpour, S.*, +, *TVLSI Oct. 2020 2210-2222*
- Multidevice Collaborative Power Management Through Decentralized Knowledge Sharing. *Tian, Z.*, +, *TVLSI May 2020 1128-1140*
- NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients. *Manasi, S.D.*, +, *TVLSI Aug. 2020 1844-1857*
- Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*
- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*
- Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks. *Ben Dodo, S.*, +, *TVLSI Jan. 2020 263-272*
- Power combiners**
- A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W.*, +, *TVLSI Oct. 2020 2089-2098*
- Power consumption**
- A Highly Efficient Conditional Feedthrough Pulsed Flip-Flop for High-Speed Applications. *Pan, D.*, +, *TVLSI Jan. 2020 243-251*
- Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
- An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*
- DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020 273-286*
- Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators. *Ciprut, A.*, +, *TVLSI Feb. 2020 414-420*
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M.*, +, *TVLSI July 2020 1665-1675*
- Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers. *Ranasinghe, A.C.*, +, *TVLSI Sept. 2020 2028-2041*
- Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimpour, S.*, +, *TVLSI Oct. 2020 2210-2222*
- Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks. *Ben Dodo, S.*, +, *TVLSI Jan. 2020 263-272*
- Static Power Side-Channel Analysis—An Investigation of Measurement Factors. *Moos, T.*, +, *TVLSI Feb. 2020 376-389*
- Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M.*, +, *TVLSI May 2020 1331-1335*
- Power demand**
- An Energy-Efficient Pipelined-Multiprocessor Architecture for Biological Sequence Alignment. *Sarkar, A.*, +, *TVLSI Dec. 2020 2598-2611*
- Power distribution**
- Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*
- Power engineering computing**
- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*
- Power grids**
- Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators. *Ciprut, A.*, +, *TVLSI Feb. 2020 414-420*
- Power measurement**
- Achieving Energy Efficiency for Near-Threshold Circuits Through Postfabrication Calibration and Adaptation. *Golanbari, M.S.*, +, *TVLSI Feb. 2020 443-455*
- Power supply circuits**
- Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H.*, +, *TVLSI Jan. 2020 233-242*
- Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*
- Power system management**
- A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*
- Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*
- Power transistors**
- A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*
- Precoding**
- The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. *Cheng, H.*, +, *TVLSI Dec. 2020 2612-2622*
- Predictive models**
- A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach. *Datta, P.*, +, *TVLSI Dec. 2020 2584-2597*
- ADIC: Anomaly Detection Integrated Circuit in 65-nm CMOS Utilizing Approximate Computing. *Kar, B.*, +, *TVLSI Dec. 2020 2518-2529*
- Principal component analysis**
- EMFORCED: EM-Based Fingerprinting Framework for Remarked and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A.*, +, *TVLSI Feb. 2020 363-375*
- Printed circuit design**
- A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*
- Obstacle-Avoiding Length-Matching Bus Routing Considering Nonuniform Track Resources. *Cheng, Y.*, +, *TVLSI Aug. 2020 1881-1892*
- Printed circuits**
- A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. *Kumari, M.*, +, *TVLSI March 2020 833-837*
- A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit. *Erozan, A.T.*, +, *TVLSI June 2020 1496-1504*
- Probability**
- A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS. *Lin, Y.*, +, *TVLSI Jan. 2020 23-34*
- Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*
- An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window. *Chen, B.*, +, *TVLSI May 2020 1326-1330*
- Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*
- Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel. *Wang, Z.*, +, *TVLSI Aug. 2020 1821-1832*
- Fault-Aware Dependability Enhancement Techniques for Flash Memories. *Lu, S.*, +, *TVLSI March 2020 634-645*
- High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*
- HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis. *Jang, S.*, +, *TVLSI Aug. 2020 1893-1900*
- Securing Hardware Accelerators for CE Systems Using Biometric Fingerprinting. *Sengupta, A.*, +, *TVLSI Sept. 2020 1979-1992*
- Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays. *Javvaji, P.K.*, +, *TVLSI Jan. 2020 163-173*
- Processor scheduling**
- Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y.*, +, *TVLSI Aug. 2020 1796-1806*
- Exploring Warp Criticality in Near-Threshold GPGPU Applications Using a Dynamic Choke Point Analysis. *Sanyal, S.*, +, *TVLSI Feb. 2020 456-466*

Program compilers

Uni-OPU: An FPGA-Based Uniform Accelerator for Convolutional and Transposed Convolutional Networks. Yu, Y., +, *TVLSI July 2020 1545-1556*

Verification of Scheduling of Conditional Behaviors in High-Level Synthesis. Chouksey, R., +, *TVLSI July 2020 1638-1651*

Program debugging

Assertions for Protecting Mixed-Signal Latency Contracts in Power Management. Mandal, S., +, *TVLSI Aug. 2020 1745-1756*

Program interpreters

Verification of Scheduling of Conditional Behaviors in High-Level Synthesis. Chouksey, R., +, *TVLSI July 2020 1638-1651*

Program processors

A Dynamic General Accelerator for Integer and Fixed-Point Processing. Farahani, A.A.D., +, *TVLSI Dec. 2020 2509-2517*

Program verification

An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. Wang, X., +, *TVLSI Nov. 2020 2314-2327*

Verification of Scheduling of Conditional Behaviors in High-Level Synthesis. Chouksey, R., +, *TVLSI July 2020 1638-1651*

Programmable circuits

A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit. Erozan, A.T., +, *TVLSI June 2020 1496-1504*

Public key

Area-Time-Efficient Code-Based Postquantum Key Encapsulation Mechanism on FPGA. Phoon, J., +, *TVLSI Dec. 2020 2672-2684*

Pulse amplitude modulation

A 64-Gb/s PAM-4 Optical Receiver With Amplitude/Phase Correction and Threshold Voltage/Data Level Calibration. Fu, K., +, *TVLSI July 2020 1726-1735*

A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. Pan, Q., +, *TVLSI Oct. 2020 2099-2108*

Pulse generators

All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability. Chen, C., +, *TVLSI Sept. 2020 2079-2083*

Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. Liu, M., +, *TVLSI May 2020 1331-1335*

Q**Quadrature amplitude modulation**

Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. He, G., +, *TVLSI Feb. 2020 467-479*

Quadrature phase shift keying

A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network. Li, T., +, *TVLSI Dec. 2020 2623-2635*

Quality control

Approximate Memory Compression. Ranjan, A., +, *TVLSI April 2020 980-991*

Quality of service

Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. Fan, X., +, *TVLSI Dec. 2020 2495-2508*

Quantization (signal)

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. Mathew, L.K., +, *TVLSI Sept. 2020 2074-2078*

AddNet: Deep Neural Networks Using FPGA-Optimized Multipliers. Farahane, J., +, *TVLSI Jan. 2020 115-128*

Quantum dots

Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. Bahar, A.N., +, *TVLSI Dec. 2020 2530-2539*

R**Radar clutter**

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. Chang, C., +, *TVLSI Jan. 2020 292-296*

Radar receivers

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. Chang, C., +, *TVLSI Jan. 2020 292-296*

Radar signal processing

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. Chang, C., +, *TVLSI Jan. 2020 292-296*

Radar transmitters

Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. Liu, M., +, *TVLSI May 2020 1331-1335*

Radiation hardening (electronics)

A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs. He, G., +, *TVLSI Oct. 2020 2134-2145*

DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction. Lin, D.Y., +, *TVLSI April 2020 1030-1042*

Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. Kanno, Y., +, *TVLSI March 2020 726-735*

Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. Zhao, Q., +, *TVLSI March 2020 848-852*

Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. Han, Y., +, *TVLSI April 2020 1089-1093*

Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. Wen, L., +, *TVLSI Aug. 2020 1935-1939*

Radio frequency

The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. Cheng, H., +, *TVLSI Dec. 2020 2612-2622*

Radio links

A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS. Wang, X., +, *TVLSI Jan. 2020 12-22*

Radio receivers

A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels. Seo, J., +, *TVLSI March 2020 818-822*

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. Mathew, L.K., +, *TVLSI Sept. 2020 2074-2078*

Radio spectrum management

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. Raja, I., +, *TVLSI Oct. 2020 2109-2121*

A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. Mathew, L.K., +, *TVLSI Sept. 2020 2074-2078*

Radio tracking

A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. Kumari, M., +, *TVLSI March 2020 833-837*

Radio transceivers

A 2.56-Gb/s Serial Wireline Transceiver That Supports an Auxiliary Channel in 65-nm CMOS. Wang, X., +, *TVLSI Jan. 2020 12-22*

Radio transmitters

A 22-Gb/s 0.95-pJ/b Energy-Efficient Voltage-Mode Transmitter With Time-Based Feedforward Equalization in a 28-nm CMOS. Kye, C., +, *TVLSI May 2020 1099-1106*

Radiofrequency identification

A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. Kumari, M., +, *TVLSI March 2020 833-837*

Radiofrequency integrated circuits

A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. Kumari, M., +, *TVLSI March 2020 833-837*

Radiometry

An FPGA-Based 1-GHz, 128 × 128 Cross-Correlator for Aperture Synthesis Imaging. Asif, M., +, *TVLSI Jan. 2020 129-141*

Radiotelemetry

A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. Kumari, M., +, *TVLSI March 2020 833-837*

Random access memory

- Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor. *Bailey, T.J.*, +, *TVLSI Nov. 2020 2410-2423*
- FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A.*, +, *TVLSI Dec. 2020 2726-2730*
- Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y.*, +, *TVLSI Dec. 2020 2636-2649*

Random noise

- A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*

Random number generation

- A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*
- High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter. *Onizawa, N.*, +, *TVLSI Oct. 2020 2171-2181*
- Low-Cost Stochastic Number Generators for Stochastic Computing. *Salehi, S.A.*, *TVLSI April 2020 992-1001*
- PUF-Based Secure Chaotic Random Number Generator Design Methodology. *Kalanadhabhatta, S.*, +, *TVLSI July 2020 1740-1744*
- QEC: A Quantum Entropy Chip and Its Applications. *Park, J.*, +, *TVLSI June 2020 1471-1484*
- Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*

Random processes

- Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*

Random-access storage

- A 2-D Calibration Scheme for Resistive Nonvolatile Memories. *Lee, A.*, +, *TVLSI June 2020 1371-1377*
- BIST-Based Fault Diagnosis for PCM With Enhanced Test Scheme and Fault-Free Region Finding Algorithm. *Xie, C.*, +, *TVLSI July 2020 1652-1664*
- Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y.*, +, *TVLSI Aug. 2020 1796-1806*
- Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M.*, +, *TVLSI March 2020 823-827*
- Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield. *Lin, Z.*, +, *TVLSI March 2020 607-619*
- Scheduling of Data Access for the Radix-2k FFT Processor Using Single-Port Memory. *Wang, J.*, +, *TVLSI July 2020 1676-1689*
- Secure STT-MRAM Bit-Cell Design Resilient to Differential Power Analysis Attacks. *Ben Dodo, S.*, +, *TVLSI Jan. 2020 263-272*

RC circuits

- A 0.6-V Power-Efficient Active-RC Analog Low-Pass Filter With Cutoff Frequency Selection. *Lavalle-Aviles, F.*, +, *TVLSI Aug. 2020 1757-1769*
- Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M.*, +, *TVLSI March 2020 823-827*

Readout electronics

- A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q.*, +, *TVLSI June 2020 1449-1460*
- A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M.*, +, *TVLSI March 2020 828-832*
- A Low-Power, High-Speed Readout for Pixel Detectors Based on an Arbitration Tree. *Fahim, F.*, +, *TVLSI Feb. 2020 576-584*
- Conflux—An Asynchronous Two-to-One Multiplexor for Time-Division Multiplexing and Clockless, Tokenless Readout. *Hoff, J.R.*, *TVLSI Feb. 2020 503-515*

Real-time systems

- A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. *Le, V.L.*, +, *TVLSI Aug. 2020 1909-1919*

Receivers

- A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS. *Lin, Y.*, +, *TVLSI Jan. 2020 23-34*
- A 6-Gb/s Wireline Receiver With Intrapair Skew Compensation and Three-Tap Decision-Feedback Equalizer in 28-nm CMOS. *Kim, H.*, +, *TVLSI May 2020 1107-1117*

Reconfigurable architectures

- Automated Design of Reconfigurable Microarchitectures for Accelerators Under Wide-Voltage Scaling. *Jain, S.*, +, *TVLSI March 2020 777-790*
- GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
- Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs. *Garnica, O.*, +, *TVLSI April 2020 914-925*
- Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*
- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*

Reconfigurable logic

- A Dynamic General Accelerator for Integer and Fixed-Point Processing. *Farahani, A.A.D.*, +, *TVLSI Dec. 2020 2509-2517*

Rectification

- A Low-Power PAM4 Receiver With an Adaptive Variable-Gain Rectifier-Based Decoder. *Pan, Q.*, +, *TVLSI Oct. 2020 2099-2108*

Recurrent neural networks

- Behavioral Modeling of Tunable I/O Drivers With Preemphasis Including Power Supply Noise. *Yu, H.*, +, *TVLSI Jan. 2020 233-242*
- Efficient Mixed-Signal Neurocomputing Via Successive Integration and Rescaling. *Bavandpour, M.*, +, *TVLSI March 2020 823-827*
- Low-Complexity Distributed-Arithmetic-Based Pipelined Architecture for an LSTM Network. *Yalamarthy, K.P.*, +, *TVLSI Feb. 2020 329-338*
- TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. *Jain, S.*, +, *TVLSI July 2020 1567-1577*

Reduced instruction set computing

- An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*
- Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*
- Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*

Reduced order systems

- Frequency-Limited Reduction of Regular and Singular Circuit Models Via Extended Krylov Subspace Method. *Floros, G.*, +, *TVLSI July 2020 1610-1620*

Redundancy

- An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform. *Aranda, L.A.*, +, *TVLSI May 2020 1336-1340*
- Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*
- GPU-Based Redundancy Analysis Using Concurrent Evaluation. *Kim, T.H.*, +, *TVLSI March 2020 805-817*

Reference circuits

- Sub-1-V BGR and POR Hybrid Circuit With 2.25- μ A Current Dissipation and Low Complexity. *Zhou, B.*, +, *TVLSI Oct. 2020 2228-2232*
- Voltage Reference With Linear-Temperature-Dependent Power Consumption. *Zhuang, H.*, +, *TVLSI April 2020 1043-1049*

Relaxation oscillators

- Low Flicker Dimmable Multichannel LED Driver With Matrix-Style DPWM and Precise Current Matching. *Chen, P.*, +, *TVLSI Nov. 2020 2233-2242*

Remote sensing

- An FPGA-Based 1-GHz, 128 \times 128 Cross-Correlator for Aperture Synthesis Imaging. *Asif, M.*, +, *TVLSI Jan. 2020 129-141*
- High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

Resistors

- A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*

Resource allocation

- An Efficient Accelerator for Multiple Convolutions From the Sparsity Perspective. *Chen, Q.*, +, *TVLSI June 2020 1540-1544*

- GenMap: A Genetic Algorithmic Approach for Optimizing Spatial Mapping of Coarse-Grained Reconfigurable Architectures. *Kojima, T.*, +, *TVLSI Nov. 2020 2383-2396*
- PVHArray: An Energy-Efficient Reconfigurable Cryptographic Logic Array With Intelligent Mapping. *Du, Y.*, +, *TVLSI May 2020 1302-1315*
- Robustness**
- A 2–24-GHz 360° Full-Span Differential Vector Modulator Phase Rotator With Transformer-Based Poly-Phase Quadrature Network. *Li, T.*, +, *TVLSI Dec. 2020 2623-2635*
- Routing**
- A Predictive Model for Fluid-Control Codesign of Paper-Based Digital Biochips Following a Machine Learning Approach. *Datta, P.*, +, *TVLSI Dec. 2020 2584-2597*
- Runtime**
- A Dynamic General Accelerator for Integer and Fixed-Point Processing. *Farahani, A.A.D.*, +, *TVLSI Dec. 2020 2509-2517*
- S**
- Scheduling**
- Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*
- Verification of Scheduling of Conditional Behaviors in High-Level Synthesis. *Chouksey, R.*, +, *TVLSI July 2020 1638-1651*
- Search problems**
- Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*
- Information Storage Bit-Flipping Decoder for LDPC Codes. *Cui, H.*, +, *TVLSI Nov. 2020 2464-2468*
- Low-Cost Stochastic Number Generators for Stochastic Computing. *Salehi, S.A.*, *TVLSI April 2020 992-1001*
- Security**
- A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process. *Li, G.*, +, *TVLSI Nov. 2020 2290-2299*
- Breaking Analog Locking Techniques. *Jayasankaran, N.G.*, +, *TVLSI Oct. 2020 2157-2170*
- Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*
- Security of data**
- An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*
- HarTBleed: Using Hardware Trojans for Data Leakage Exploits. *De, A.*, +, *TVLSI April 2020 968-979*
- Semiconductor device models**
- Bias-Dependent Variation in FinFET SRAM. *Mann, R.W.*, +, *TVLSI May 2020 1341-1344*
- Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M.*, +, *TVLSI July 2020 1665-1675*
- Sensors**
- Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics. *Shylendra, A.*, +, *TVLSI Aug. 2020 1833-1843*
- Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*
- Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y.*, +, *TVLSI Dec. 2020 2636-2649*
- Sequential circuits**
- Broad-Brush Compaction for Sequential Test Generation. *Pomeranz, I.*, *TVLSI Aug. 2020 1940-1944*
- Shared memory systems**
- Maintaining Scalability of Test Generation Using Multicore Shared Memory Systems. *Hadjitheophanous, S.*, +, *TVLSI Feb. 2020 553-564*
- Shift registers**
- An FPGA-Based 1-GHz, 128 × 128 Cross-Correlator for Aperture Synthesis Imaging. *Asif, M.*, +, *TVLSI Jan. 2020 129-141*
- Extra Clocking of LFSR Seeds for Improved Path Delay Fault Coverage. *Pomeranz, I.*, *TVLSI Feb. 2020 544-552*
- Interconnect-Based PUF With Signature Uniqueness Enhancement. *Yu, L.*, +, *TVLSI Feb. 2020 339-352*
- Low-Cost Stochastic Number Generators for Stochastic Computing. *Salehi, S.A.*, *TVLSI April 2020 992-1001*
- Signal detection**
- A Power-Efficient Spectrum-Sensing Scheme Using 1-Bit Quantizer and Modified Filter Banks. *Mathew, L.K.*, +, *TVLSI Sept. 2020 2074-2078*
- Signal generators**
- A Compact Low-Voltage True Random Number Generator Based on Inkjet Printing Technology. *Erozan, A.T.*, +, *TVLSI June 2020 1485-1495*
- Signal processing**
- High Throughput Spatial Convolution Filters on FPGAs. *Ioannou, L.*, +, *TVLSI June 2020 1392-1402*
- High-Throughput Low-Power Area-Efficient Outphasing Modulator Based on Unrolled and Pipelined Radix-2 CORDIC. *Li, D.*, +, *TVLSI Feb. 2020 480-491*
- Signal sampling**
- A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I.*, +, *TVLSI Oct. 2020 2109-2121*
- A 10-Gb/s Eye-Opening Monitor Circuit for Receiver Equalizer Adaptations in 65-nm CMOS. *Lin, Y.*, +, *TVLSI Jan. 2020 23-34*
- Silicon**
- A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μ m CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*
- An Active Silicon Interposer With Low-Power Hybrid Wireless-Wired Clock Distribution Network for Many-Core Systems. *Ding, Q.*, +, *TVLSI Sept. 2020 2042-2054*
- Silicon-on-insulator**
- Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. *Cavalcante, M.*, +, *TVLSI Feb. 2020 530-543*
- Gain-Cell Embedded DRAMs: Modeling and Design Space. *Bonetti, A.*, +, *TVLSI March 2020 646-659*
- Single event upsets**
- Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs. *Gao, Z.*, +, *TVLSI Dec. 2020 2563-2572*
- Sorting**
- Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G.*, +, *TVLSI Feb. 2020 467-479*
- Space exploration**
- Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. *Fan, X.*, +, *TVLSI Dec. 2020 2495-2508*
- Space vehicle electronics**
- A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. *Agnesina, A.*, +, *TVLSI Sept. 2020 2055-2068*
- Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*
- Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. *Han, Y.*, +, *TVLSI April 2020 1089-1093*
- Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. *Wen, L.*, +, *TVLSI Aug. 2020 1935-1939*
- Sparse matrices**
- A High-Throughput Subspace Pursuit Processor for ECG Recovery in Compressed Sensing Using Square-Root-Free MGS QR Decomposition. *Liu, Y.*, +, *TVLSI Jan. 2020 174-187*
- Spatial filters**
- High Throughput Spatial Convolution Filters on FPGAs. *Ioannou, L.*, +, *TVLSI June 2020 1392-1402*
- Speech recognition**
- A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*
- SPICE**
- A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*
- TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. *Jain, S.*, +, *TVLSI July 2020 1567-1577*

Spintronics

Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A.*, +, *TVLSI Dec. 2020 2481-2494*

SRAM cells

A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process. *Li, G.*, +, *TVLSI Nov. 2020 2290-2299*

SRAM chips

A 0.506-pJ 16-kb 8T SRAM With Vertical Read Wordlines and Selective Dual Split Power Lines. *Lu, L.*, +, *TVLSI June 2020 1345-1356*

A Hierarchical Scrubbing Technique for SEU Mitigation on SRAM-Based FPGAs. *He, G.*, +, *TVLSI Oct. 2020 2134-2145*

A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme. *Liu, C.*, +, *TVLSI Nov. 2020 2469-2473*

Benchmark of the Compute-in-Memory-Based DNN Accelerator With Area Constraint. *Lu, A.*, +, *TVLSI Sept. 2020 1945-1952*

Benefiting From State Dependencies in Asymmetric SRAM Cells Through Conditional Word-Flipping. *Late, E.*, +, *TVLSI Oct. 2020 2223-2227*

Bias-Dependent Variation in FinFET SRAM. *Mann, R.W.*, +, *TVLSI May 2020 1341-1344*

Cache-Out: Leaking Cache Memory Using Hardware Trojan. *Khan, M.N.I.*, +, *TVLSI June 2020 1461-1470*

DART: A Framework for Determining Approximation Levels in an Approximable Memory Hierarchy. *Yarmand, R.*, +, *TVLSI Jan. 2020 273-286*

Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*

ER-TCAM: A Soft-Error-Resilient SRAM-Based Ternary Content-Addressable Memory for FPGAs. *Ullah, I.*, +, *TVLSI April 2020 1084-1088*

In-Memory Computing With Double Word Lines and Three Read Ports for Four Operands. *Lin, Z.*, +, *TVLSI May 2020 1316-1320*

Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield. *Lin, Z.*, +, *TVLSI March 2020 607-619*

Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications. *Zhao, Q.*, +, *TVLSI March 2020 848-852*

pMOS Pass Gate Local Bitline SRAM Architecture With Virtual V_{SS} for Near-Threshold Operation. *Park, J.*, +, *TVLSI April 2020 1079-1083*

Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications. *Han, Y.*, +, *TVLSI April 2020 1089-1093*

Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications. *Wen, L.*, +, *TVLSI Aug. 2020 1935-1939*

SRAM Stability Analysis and Performance–Reliability Tradeoff for Different Cache Configurations. *Zhang, R.*, +, *TVLSI March 2020 620-633*

TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages. *Shen, S.*, +, *TVLSI Jan. 2020 252-262*

Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks. *Yin, S.*, +, *TVLSI Jan. 2020 48-61*

Statistical analysis

Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*

An Efficient Hardware Implementation of Multialphabet Adaptive Arithmetic Encoder Based on Generalized Virtual Sliding Window. *Chen, B.*, +, *TVLSI May 2020 1326-1330*

Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics. *Shylendra, A.*, +, *TVLSI Aug. 2020 1833-1843*

QEC: A Quantum Entropy Chip and Its Applications. *Park, J.*, +, *TVLSI June 2020 1471-1484*

Statistical testing

PUF-Based Secure Chaotic Random Number Generator Design Methodology. *Kalanadhabhatta, S.*, +, *TVLSI July 2020 1740-1744*

Stochastic processes

Deterministic Shuffling Networks to Implement Stochastic Circuits in Parallel. *Wang, Z.*, +, *TVLSI Aug. 2020 1821-1832*

Low-Cost Stochastic Number Generators for Stochastic Computing. *Salehi, S.A.*, *TVLSI April 2020 992-1001*

QEC: A Quantum Entropy Chip and Its Applications. *Park, J.*, +, *TVLSI June 2020 1471-1484*

Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A.*, +, *TVLSI Dec. 2020 2481-2494*

Streaming media

Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*

Stress analysis

Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*

Superconducting logic circuits

Design Methodology for Distributed Large-Scale ERSFQ Bias Networks. *Krylov, G.*, +, *TVLSI Nov. 2020 2438-2447*

Superconducting transmission lines

Design Methodology for Distributed Large-Scale ERSFQ Bias Networks. *Krylov, G.*, +, *TVLSI Nov. 2020 2438-2447*

Supply chain management

EMFORCED: EM-Based Fingerprinting Framework for Remarketed and Cloned Counterfeit IC Detection Using Machine Learning Classification. *Stern, A.*, +, *TVLSI Feb. 2020 363-375*

Supply chains

SAT-Hard Cyclic Logic Obfuscation for Protecting the IP in the Manufacturing Supply Chain. *Roshanisefat, S.*, +, *TVLSI April 2020 954-967*

Switches

A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*

Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*

Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory. *Chen, Y.*, +, *TVLSI Dec. 2020 2636-2649*

Revisiting Stochastic Computing in the Era of Nanoscale Nonvolatile Technologies. *Agrawal, A.*, +, *TVLSI Dec. 2020 2481-2494*

Switching circuits

Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*

Synapses

Development of a Short-Term to Long-Term Supervised Spiking Neural Network Processor. *Bailey, T.J.*, +, *TVLSI Nov. 2020 2410-2423*

Synchronization

Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C.*, +, *TVLSI Sept. 2020 2069-2073*

Communication-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors. *Wang, Y.*, +, *TVLSI Aug. 2020 1796-1806*

The Mesochronous Dual-Clock FIFO Buffer. *Konstantinou, D.*, +, *TVLSI Jan. 2020 302-306*

System monitoring

An M-Cache-Based Security Monitoring and Fault Recovery Architecture for Embedded Processor. *Wang, X.*, +, *TVLSI Nov. 2020 2314-2327*

System-on-chip

A 137- μ W 1.78-mm² 30-Frames/s Real-Time Gesture Recognition SoC for Smart Devices. *Le, V.L.*, +, *TVLSI Aug. 2020 1909-1919*

A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*

A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator. *Sun, R.*, +, *TVLSI Feb. 2020 565-575*

A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches. *Huang, C.*, +, *TVLSI May 2020 1141-1149*

A Programmable SoC-Based Accelerator for Privacy-Enhancing Technologies and Functional Encryption. *Bahadori, M.*, +, *TVLSI Oct. 2020 2182-2195*

Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*

Assertions for Protecting Mixed-Signal Latency Contracts in Power Management. *Mandal, S.*, +, *TVLSI Aug. 2020 1745-1756*

Design Space Exploration for Chiplet-Assembly-Based Processors. *Pal, S.*, +, *TVLSI April 2020 1062-1073*

Distributed Pass Gates in Power Delivery Systems With Digital Low-Drop-out Regulators. *Ciprut, A.*, +, *TVLSI Feb. 2020 414-420*

Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D.*, +, *TVLSI May 2020 1118-1127*

High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1. *Tsigkanos, A.*, +, *TVLSI Nov. 2020 2397-2409*

Power Distribution Attacks in Multitenant FPGAs. *Provelengios, G.*, +, *TVLSI Dec. 2020 2685-2698*

QEC: A Quantum Entropy Chip and Its Applications. *Park, J.*, +, *TVLSI June 2020 1471-1484*

The Mesochronous Dual-Clock FIFO Buffer. *Konstantinou, D.*, +, *TVLSI Jan. 2020 302-306*

Systematics

Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs. *Gao, Z.*, +, *TVLSI Dec. 2020 2563-2572*

Systolic arrays

GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*

T

Table lookup

A Novel Printed-Lookup-Table-Based Programmable Printed Digital Circuit. *Erozan, A.T.*, +, *TVLSI June 2020 1496-1504*

A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K.*, +, *TVLSI Jan. 2020 188-197*

A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *Xie, Y.*, +, *TVLSI Dec. 2020 2540-2550*

An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation. *Mohanty, B.K.*, +, *TVLSI May 2020 1221-1229*

Approximation of Transcendental Functions With Guaranteed Algorithmic QoS by Multilayer Pareto Optimization. *Fan, X.*, +, *TVLSI Dec. 2020 2495-2508*

Design Method for Online Totally Self-Checking Comparators Implementable on FPGAs. *Kanno, Y.*, +, *TVLSI March 2020 726-735*

FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A.*, +, *TVLSI Dec. 2020 2726-2730*

Optimizing FPGA Logic Block Architectures for Arithmetic. *Murray, K.E.*, +, *TVLSI June 2020 1378-1391*

Optimizing FPGA Logic Circuitry for Variable Voltage Supplies. *Ahmed, I.*, +, *TVLSI April 2020 890-903*

REMAP+: An Efficient Banking Architecture for Multiple Writes of Algorithmic Memory. *Lai, B.*, +, *TVLSI March 2020 660-671*

Task analysis

Computing-in-Memory for Performance and Energy-Efficient Homomorphic Encryption. *Reis, D.*, +, *TVLSI Nov. 2020 2300-2313*

Telecommunication network routing

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*

Telecommunication power management

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H.*, +, *TVLSI April 2020 926-939*

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A.*, +, *TVLSI Jan. 2020 212-223*

Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S.*, +, *TVLSI March 2020 843-847*

Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M.*, +, *TVLSI May 2020 1331-1335*

Temperature distribution

HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis. *Jang, S.*, +, *TVLSI Aug. 2020 1893-1900*

Temperature measurement

Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*

All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability. *Chen, C.*, +, *TVLSI Sept. 2020 2079-2083*

Temperature sensors

Accurate On-Chip Temperature Sensing for Multicore Processors Using Embedded Thermal Sensors. *Li, X.*, +, *TVLSI Nov. 2020 2328-2341*

Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*

Tensors

GreenTPU: Predictive Design Paradigm for Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. *Pandey, P.*, +, *TVLSI July 2020 1557-1566*

Thermal management (packaging)

Low-Power, Highly Reliable Dynamic Thermal Management by Exploiting Approximate Computing. *Rahimipour, S.*, +, *TVLSI Oct. 2020 2210-2222*

Thermal noise

Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*

Three-dimensional integrated circuits

A COTS-Based Novel 3-D DRAM Memory Cube Architecture for Space Applications. *Agnesina, A.*, +, *TVLSI Sept. 2020 2055-2068*

Architecture of Cobweb-Based Redundant TSV for Clustered Faults. *Ni, T.*, +, *TVLSI July 2020 1736-1739*

Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP Reuse. *Kim, J.*, +, *TVLSI Nov. 2020 2424-2437*

Distributed Spintronic/CMOS Sensor Network for Thermal-Aware Systems. *Qoutb, A.G.*, +, *TVLSI June 2020 1505-1512*

Inter-Tier Process-Variation-Aware Monolithic 3-D NoC Design Space Exploration. *Musavvir, S.*, +, *TVLSI March 2020 686-699*

McPAT-Monolithic: An Area/Power/Timing Architecture Modeling Framework for 3-D Hybrid Monolithic Multicore Systems. *Guler, A.*, +, *TVLSI Oct. 2020 2146-2156*

TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems. *Dang, K.N.*, +, *TVLSI March 2020 672-685*

Three-dimensional printing

A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits. *Erozan, A.T.*, +, *TVLSI Nov. 2020 2448-2458*

Throughput

Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*

Time division multiplexing

Conflux—An Asynchronous Two-to-One Multiplexer for Time-Division Multiplexing and Clockless, Tokenless Readout. *Hoff, J.R.*, *TVLSI Feb. 2020 503-515*

Time series

A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K.*, +, *TVLSI Jan. 2020 62-75*

Low Power Unsupervised Anomaly Detection by Nonparametric Modeling of Sensor Statistics. *Shylendra, A.*, +, *TVLSI Aug. 2020 1833-1843*

Time-digital conversion

A Low-Complexity Hybrid Readout Circuit for Lidar Receiver. *Ye, M.*, +, *TVLSI March 2020 828-832*

All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability. *Chen, C.*, +, *TVLSI Sept. 2020 2079-2083*

Anti-PVT-Variation Low-Power Time-to-Digital Converter Design Using 90-nm CMOS Process. *Wang, C.*, +, *TVLSI Sept. 2020 2069-2073*

Time-domain analysis

Design and Analysis of Collective Pulse Oscillators. *Mukim, P.*, +, *TVLSI May 2020 1242-1255*

Timing

Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors. *Moghaddasi, I.*, +, *TVLSI Feb. 2020 433-442*

Titanium compounds

Flux-Controlled Memristor Emulator and Its Experimental Results. *Raj, N.*, +, *TVLSI April 2020 1050-1061*

Transceivers

A 35-GHz TX and RX Front End With High TX Output Power for Ka-Band FMCW Phased-Array Radar Transceivers in CMOS Technology. *Deng, W., +, TVLSI Oct. 2020 2089-2098*

Transfer functions

A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers. *Ju, H., +, TVLSI Aug. 2020 1770-1781*

Transformers

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*

Transforms

A Fast Leakage-Aware Green's-Function-Based Thermal Simulator for 3-D Chips. *Sultan, H., +, TVLSI Nov. 2020 2342-2355*

ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Key-point Detection of SIFT Algorithm. *Fan, Z., +, TVLSI Jan. 2020 198-211*

Transient analysis

A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability. *Wang, D., +, TVLSI Feb. 2020 390-402*

Transient response

A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K., +, TVLSI Feb. 2020 403-413*

A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches. *Huang, C., +, TVLSI May 2020 1141-1149*

Transistor circuits

A 1036-F²/Bit High Reliability Temperature Compensated Cross-Coupled Comparator-Based PUF. *Zhao, Q., +, TVLSI June 2020 1449-1460*

Transistors

A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process. *Li, G., +, TVLSI Nov. 2020 2290-2299*

A Novel Matchline Scheduling Method for Low-Power and Reliable Search Operation in Cross-Point-Array Nonvolatile Ternary CAM. *Park, H.K., +, TVLSI Dec. 2020 2650-2657*

A Printed Camouflaged Cell Against Reverse Engineering of Printed Electronics Circuits. *Erozan, A.T., +, TVLSI Nov. 2020 2448-2458*

Tree searching

Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G., +, TVLSI Feb. 2020 467-479*

Trees (mathematics)

A Novel Time-Shared and LUT-Less Pipelined Architecture for LMS Adaptive Filter. *Sarma, R.K., +, TVLSI Jan. 2020 188-197*

An Efficient Parallel DA-Based Fixed-Width Design for Approximate Inner-Product Computation. *Mohanty, B.K., +, TVLSI May 2020 1221-1229*

Single-Layer Delay-Driven GNR Nontree Routing Under Resource Constraint for Yield Improvement. *Yan, J., TVLSI March 2020 736-749*

Tunnel field-effect transistors

Error Probability Models for Voltage-Scaled Multiply-Accumulate Units. *Rathore, M., +, TVLSI July 2020 1665-1675*

Turbo codes

Design of SEU-Tolerant Turbo Decoders Implemented on SRAM-FPGAs. *Gao, Z., +, TVLSI Dec. 2020 2563-2572*

U**UHF amplifiers**

A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF. *Vitee, N., +, TVLSI May 2020 1164-1174*

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A., +, TVLSI Jan. 2020 212-223*

UHF detectors

Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G., +, TVLSI Feb. 2020 467-479*

UHF filters

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I., +, TVLSI Oct. 2020 2109-2121*

UHF integrated circuits

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I., +, TVLSI Oct. 2020 2109-2121*

A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M., +, TVLSI Nov. 2020 2474-2478*

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*

A 75-Gb/s/mm² and Energy-Efficient LDPC Decoder Based on a Reduced Complexity Second Minimum Approximation Min-Sum Algorithm. *Lopez, H., +, TVLSI April 2020 926-939*

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A., +, TVLSI Jan. 2020 212-223*

Algorithm and Architecture of an Efficient MIMO Detector With Cross-Level Parallel Tree-Search. *He, G., +, TVLSI Feb. 2020 467-479*

Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S., +, TVLSI March 2020 843-847*

UHF mixers

A 1-V 4-mW Differential-Folded Mixer With Common-Gate Transconductor Using Multiple Feedback Achieving 18.4-dB Conversion Gain, +12.5-dBm IIP3, and 8.5-dB NF. *Vitee, N., +, TVLSI May 2020 1164-1174*

A 3.15-mW +16.0-dBm IIP3 22-dB CG Inductively Source Degenerated Balun-LNA Mixer With Integrated Transformer-Based Gate Inductor and IM2 Injection Technique. *Vitee, N., +, TVLSI March 2020 700-713*

UHF oscillators

A 2.4-GHz Area-Efficient and Fast-Locking Subharmonically Injection-Locked Type-I PLL. *Chou, M., +, TVLSI Nov. 2020 2474-2478*

UHF power amplifiers

A 0.75–2.5-GHz All-Digital RF Transmitter With Integrated Class-E Power Amplifier for Spectrum Sharing Applications in 5G Radios. *Raja, I., +, TVLSI Oct. 2020 2109-2121*

Analysis and Design of Current Mode Class-D Power Amplifiers With Finite Feeding Inductors. *Silva-Pereira, M., +, TVLSI May 2020 1292-1301*

Ultra wideband radar

Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M., +, TVLSI May 2020 1331-1335*

Vital-Sign Processing Receiver With Clutter Elimination Using Servo Feedback Loop for UWB Pulse Radar System. *Chang, C., +, TVLSI Jan. 2020 292-296*

Ultrasonic transducer arrays

High-Resolution All-Digital Transmit Beamformer for High-Frequency and Wearable Ultrasound Imaging Systems. *Sheng, D., +, TVLSI Feb. 2020 492-502*

V**Varactors**

Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X., +, TVLSI July 2020 1589-1599*

Vectors

A Training-Efficient Hybrid-Structured Deep Neural Network With Reconfigurable Memristive Synapses. *Bai, K., +, TVLSI Jan. 2020 62-75*

An Efficient Hardware Accelerator for Structured Sparse Convolutional Neural Networks on FPGAs. *Zhu, C., +, TVLSI Sept. 2020 1953-1965*

Broad-Brush Compaction for Sequential Test Generation. *Pomeranz, I., TVLSI Aug. 2020 1940-1944*

Efficient Architectures for Multigigabit CCSDS LDPC Encoders. *Theodoropoulos, D., +, TVLSI May 2020 1118-1127*

Very large scale integration

A 215-F² Bistable Physically Unclonable Function With an ACF of <0.005 and a Native Bit Instability of 2.05% in 65-nm CMOS Process. *Li, G.*, +, *TVLSI Nov. 2020 2290-2299*

A Maximum-Eye-Tracking CDR With Biased Data-Level and Eye Slope Detector for Near-Optimal Timing Adaptation. *Joo, H.*, +, *TVLSI Dec. 2020 2708-2720*

A Twofold Lookup Table Architecture for Efficient Approximation of Activation Functions. *Xie, Y.*, +, *TVLSI Dec. 2020 2540-2550*

Energy-Efficient Time-Based Adaptive Encoding for Off-Chip Communication. *Maragkoudaki, E.*, +, *TVLSI Dec. 2020 2551-2562*

FracTCAM: Fracturable LUTRAM-Based TCAM Emulation on Xilinx FPGAs. *Zahir, A.*, +, *TVLSI Dec. 2020 2726-2730*

Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs. *Zhuang, H.*, +, *TVLSI Dec. 2020 2699-2707*

The Configurable Hybrid Precoding Processor for Bit-Stream-Based mmWave MIMO Systems. *Cheng, H.*, +, *TVLSI Dec. 2020 2612-2622*

Video compression

Multisymbol Architecture of the Entropy Coder for H.265/HEVC Video Encoders. *Pastuszak, G.*, *TVLSI Dec. 2020 2573-2583*

Video signal processing

A Low-Cost and High-Throughput FPGA Implementation of the Retinex Algorithm for Real-Time Video Enhancement. *Park, J.W.*, +, *TVLSI Jan. 2020 101-114*

Virtualization

pMOS Pass Gate Local Bitline SRAM Architecture With Virtual V_{SS} for Near-Threshold Operation. *Park, J.*, +, *TVLSI April 2020 1079-1083*

Virtual-Tile-Based Flip-Flop Alignment Methodology for Clock Network Power Optimization. *Kwon, T.*, +, *TVLSI May 2020 1256-1268*

VLSI

A VLSI Majority-Logic Device Based on Spin Transfer Torque Mechanism for Brain-Inspired Computing Architecture. *Jamshidi, V.*, *TVLSI Aug. 2020 1858-1866*

Area- and Power-Efficient Staircase Encoder Implementation for High-Throughput Fiber-Optical Communications. *Li, S.*, +, *TVLSI March 2020 843-847*

Asymptotically Linear Analysis and Gate Probability Allocation Schemes in Probabilistic Circuits. *Tan, L.*, +, *TVLSI Feb. 2020 596-606*

Low-Complexity Interval Passing Algorithm and VLSI Architecture for Binary Compressed Sensing. *Kalipatnapu, S.*, +, *TVLSI May 2020 1283-1291*

Resource-Efficient and High-Throughput VLSI Design of Global Optical Flow Method for Mobile Systems. *Jang, S.*, +, *TVLSI July 2020 1717-1725*

Voltage control

A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. *Wright, J.C.*, +, *TVLSI Dec. 2020 2721-2725*

Voltage distribution

HYFII: HYbrid Fault Injection Infrastructure for Accurate Runtime System Failure Analysis. *Jang, S.*, +, *TVLSI Aug. 2020 1893-1900*

Voltage measurement

Low-Power, Low-Noise Edge-Race Comparator for SAR ADCs. *Zhuang, H.*, +, *TVLSI Dec. 2020 2699-2707*

Voltage regulators

A 600-mA, Fast-Transient Low-Dropout Regulator With Pseudo-ESR Technique in 0.18- μm CMOS Process. *Li, K.*, +, *TVLSI Feb. 2020 403-413*

A High-Performance LDO Regulator Enabling Low-Power SoC With Voltage Scaling Approaches. *Huang, C.*, +, *TVLSI May 2020 1141-1149*

A Sub-1-V 100-mA OCL-LDO Regulator With Process-Temperature-Aware Design for Transient Sustainability. *Wang, D.*, +, *TVLSI Feb. 2020 390-402*

Chip-Specific Power Delivery and Consumption Co-Management for Process-Variation-Aware Manycore Systems Using Reinforcement Learning. *Li, H.*, +, *TVLSI May 2020 1150-1163*

Distributed Pass Gates in Power Delivery Systems With Digital Low-Dropout Regulators. *Ciprut, A.*, +, *TVLSI Feb. 2020 414-420*

Voltage-controlled oscillators

A 23–36.8-GHz Low-Noise Frequency Synthesizer With a Fundamental Colpitts VCO Array in SiGe BiCMOS for 5G Applications. *Li, Z.*, +, *TVLSI Nov. 2020 2243-2256*

A Low Duty Cycle Burst-Mode Telemeter Signal Generation Technique for VHF Insect Tracking and Its CMOS Implementation. *Kumari, M.*, +, *TVLSI March 2020 833-837*

Low-Supply Sensitivity LC VCOs With Complementary Varactors. *Gui, X.*, +, *TVLSI July 2020 1589-1599*

Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO. *Danesh, M.*, +, *TVLSI Nov. 2020 2280-2289*

W**Wearable computers**

Human-Centric Computing. *Rabaey, J.M.*, *TVLSI Jan. 2020 3-11*

Wide area networks

Integer Codes Correcting Double Errors and Triple-Adjacent Errors Within a Byte. *Radonjic, A.*, *TVLSI Aug. 2020 1901-1908*

Wideband amplifiers

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A.*, +, *TVLSI Jan. 2020 212-223*

Ultrawideband Power-Switchable Transmitter With 17.7-dBm Output Power for See-Through-Wall Radar. *Liu, M.*, +, *TVLSI May 2020 1331-1335*

Wireless sensor networks

A Low-Power Reconfigurable Narrowband/Wideband LNA for Cognitive Radio-Wireless Sensor Network. *Kumar, A.R.A.*, +, *TVLSI Jan. 2020 212-223*

Wires

Design and Implementation of Approximate DCT Architecture in Quantum-Dot Cellular Automata. *Bahar, A.N.*, +, *TVLSI Dec. 2020 2530-2539*

Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. *Chen, L.*, +, *TVLSI Feb. 2020 421-432*

Z**Zirconium compounds**

A Low Power 4T2C nvSRAM With Dynamic Current Compensation Operation Scheme. *Liu, C.*, +, *TVLSI Nov. 2020 2469-2473*