

# 2021 Index

## IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 40

This index covers all technical items—papers, correspondence, reviews, etc.—that appeared in this periodical during 2021, and items from previous years that were commented upon or corrected in 2021. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

### Author Index

#### A

- Abam, M.A.**, *see* Hoseinghorban, A., *TCAD March 2021 419-429*
- AboElHassan, A.**, *see* Wassal, A.G., *TCAD Feb. 2021 315-325*
- Aboushady, H.**, *see* Leonhard, J., *TCAD May 2021 822-835*
- Achar, R.**, *see* Lee, W., *TCAD Nov. 2021 2320-2330*
- Adamopoulos, C.G.**, *see* Sotiriadis, P.P., *TCAD Aug. 2021 1525-1530*
- Adato, R.**, *see* Zhou, B., *TCAD Jan. 2021 24-37*
- Ahmed, F.**, Shintani, M., and Inoue, M., Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling; *TCAD Aug. 2021 1626-1639*
- Akkan, N.**, *see* Aksoy, L., *TCAD Oct. 2021 2036-2048*
- Akoglu, A.**, *see* Mack, J., *TCAD Nov. 2021 2265-2278*
- Aksoy, L.**, Akkan, N., Sedef, H., and Altun, M., Realization of Logic Functions Using Switching Lattices Under a Delay Constraint; *TCAD Oct. 2021 2036-2048*
- Aksoylar, A.**, *see* Zhou, B., *TCAD Jan. 2021 24-37*
- Al-Mamun, M.S.**, *see* An, H., *TCAD March 2021 574-583*
- Alawieh, M.B.**, Lin, Y., Zhang, Z., Li, M., Huang, Q., and Pan, D.Z., GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks; *TCAD Feb. 2021 373-385*
- Alaybeyoglu, E.**, and Ugranli, F., Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCII; *TCAD Nov. 2021 2199-2210*
- Altun, M.**, *see* Aksoy, L., *TCAD Oct. 2021 2036-2048*
- Amrouch, H.**, *see* Sadiqbatcha, S., *TCAD April 2021 694-707*
- Amyeen, M.E.**, *see* Pomeranz, I., *TCAD Aug. 2021 1711-1720*
- An, H.**, Al-Mamun, M.S., Orłowski, M.K., Liu, L., and Yi, Y., Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability; *TCAD March 2021 574-583*
- An, J.**, *see* Huang, J., *TCAD Dec. 2021 2481-2494*
- Andrade, L.**, *see* Fernandez-Mesa, B., *TCAD July 2021 1450-1463*
- Anik, M.T.H.**, Danger, J., Guillely, S., and Karimi, N., Detecting Failures and Attacks via Digital Sensors; *TCAD July 2021 1315-1326*
- Ansari, M.**, *see* Saber-Latibari, J., *TCAD April 2021 646-654*
- Asadikouhanjani, M.**, and Ko, S., Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators; *TCAD Sept. 2021 1947-1951*
- Ashraf, M.**, *see* Li, H., *TCAD Oct. 2021 1995-2008*
- Atienza, D.**, *see* Gupta, R.K., *TCAD June 2021 1009*
- Ausavarungnirun, R.**, *see* Liang, Y., *TCAD Sept. 2021 1782-1795*
- Aydin, F.**, *see* Kashyap, P., *TCAD June 2021 1217-1229*
- Aysu, A.**, *see* Kashyap, P., *TCAD June 2021 1217-1229*
- Azais, F.**, *see* Vayssade, T., *TCAD Nov. 2021 2400-2410*

**Azarderakhsh, R.**, *see* Cintas Canto, A., *TCAD May 2021 999-1003*

#### B

- Bahrami, M.R.**, *see* Hoseinghorban, A., *TCAD March 2021 419-429*
- Bai, G.**, *see* Guo, J., *TCAD May 2021 931-944*
- Banerjee, H.**, *see* Saha, A., *TCAD Dec. 2021 2445-2454*
- Bao, Y.**, *see* Zhang, F., *TCAD June 2021 1144-1157*
- Baranwal, A.R.**, Ullah, S., Sahoo, S.S., and Kumar, A., *ReLAccS: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems*; *TCAD Sept. 2021 1754-1767*
- Bartlett, V.A.**, *see* Maheshwari, S., *TCAD Aug. 2021 1721-1725*
- Basu, K.**, *see* Kuruvila, A.P., *TCAD Sept. 2021 1727-1739*
- Basu, K.**, *see* Rout, S.S., *TCAD Nov. 2021 2372-2385*
- Baxevanakis, D.**, and Sotiriadis, P.P., A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits; *TCAD Jan. 2021 157-170*
- Baxevanakis, D.**, *see* Sotiriadis, P.P., *TCAD Aug. 2021 1525-1530*
- Benini, L.**, *see* de Prado, M., *TCAD Nov. 2021 2293-2305*
- Bertran, R.**, *see* Leng, J., *TCAD Jan. 2021 171-184*
- Bertran, R.**, *see* Leng, J., *TCAD June 2021 1272*
- Bhasin, S.**, *see* Zhang, F., *TCAD June 2021 1063-1076*
- Bhat, V.**, *see* Chittamuru, S.V.R., *TCAD May 2021 850-863*
- Bhattacharjee, S.**, *see* Shayan, M., *TCAD Jan. 2021 143-156*
- Bhunia, S.**, *see* Hu, W., *TCAD June 2021 1010-1038*
- Bose, P.**, *see* Leng, J., *TCAD Jan. 2021 171-184*
- Bose, P.**, *see* Leng, J., *TCAD June 2021 1272*
- Brazil, E.**, *see* Hapke, F., *TCAD March 2021 584-597*
- Brisk, P.**, *see* Potter, J., *TCAD Oct. 2021 1971-1984*
- Brisk, P.**, *see* Crites, B., *TCAD Oct. 2021 2104-2116*
- Bulusu, A.**, *see* Dani, L.M., *TCAD Oct. 2021 2117-2127*
- Burgholzer, L.**, and Wille, R., Advanced Equivalence Checking for Quantum Circuits; *TCAD Sept. 2021 1810-1824*
- Buyuktosunoglu, A.**, *see* Leng, J., *TCAD Jan. 2021 171-184*
- Buyuktosunoglu, A.**, *see* Leng, J., *TCAD June 2021 1272*
- Byun, Y.**, *see* Ha, M., *TCAD Jan. 2021 1-10*

#### C

- Cai, G.**, *see* Qu, X., *TCAD May 2021 878-891*
- Cai, J.**, Yan, C., Tao, Y., Lin, Y., Wang, S., Pan, D.Z., and Zeng, X., A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method; *TCAD March 2021 603-607*
- Cai, X.**, *see* Zhang, H., *TCAD Feb. 2021 274-286*
- Canesche, M.**, Menezes, M., Carvalho, W., Torres, F.S., Jamieson, P., Nacif, J.A., and Ferreira, R., TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs; *TCAD Aug. 2021 1600-1612*
- Cao, P.**, *see* Guo, J., *TCAD May 2021 931-944*
- Cao, W.**, Ke, L., Chakrabarti, A., and Zhang, X., Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM; *TCAD May 2021 808-821*
- Cao, Y.**, *see* Gan, P., *TCAD June 2021 1172-1182*
- Cao, Y.**, *see* Wen, S., *TCAD Aug. 2021 1640-1647*
- Cao, Y.**, *see* Ran, H., *TCAD Aug. 2021 1701-1710*
- Cao, Y.**, *see* Chen, T., *TCAD Dec. 2021 2431-2444*
- Carvalho, W.**, *see* Canesche, M., *TCAD Aug. 2021 1600-1612*
- Casu, M.R.**, *see* Shan, J., *TCAD Feb. 2021 301-314*
- Chakrabarti, A.**, *see* Cao, W., *TCAD May 2021 808-821*
- Chakrabarty, K.**, *see* Shayan, M., *TCAD Jan. 2021 143-156*
- Chakrabarty, K.**, *see* Zhong, Z., *TCAD Jan. 2021 185-198*
- Chakrabarty, K.**, *see* Pan, R., *TCAD Feb. 2021 386-399*

- Chakrabarty, K.**, see Joardar, B.K., *TCAD May 2021 971-984*
- Chakrabarty, K.**, see Tan, B., *TCAD June 2021 1158-1171*
- Chakrabarty, K.**, see Elnaggar, R., *TCAD July 2021 1301-1314*
- Chakrabarty, K.**, see Liu, M., *TCAD Sept. 2021 1920-1933*
- Chakrabarty, K.**, see Zhong, Z., *TCAD Oct. 2021 2063-2076*
- Chakraborty, A.**, Liu, Y., and Srivastava, A., Evaluating the Security of Delay-Locked Circuits; *TCAD April 2021 608-619*
- Chakraborty, R.S.**, see Santikellur, P., *TCAD June 2021 1197-1206*
- Chakraborty, R.S.**, see Saha, A., *TCAD Dec. 2021 2445-2454*
- Chang, C.**, see Hu, W., *TCAD June 2021 1010-1038*
- Chang, C.**, see Gu, C., *TCAD June 2021 1183-1196*
- Chang, L.**, see Wu, S., *TCAD Jan. 2021 87-100*
- Chang, W.**, see Huang, J., *TCAD Dec. 2021 2481-2494*
- Chang, Y.**, see Chen, S., *TCAD Feb. 2021 218-231*
- Chang, Y.**, see Chen, J., *TCAD March 2021 560-573*
- Chang, Y.**, see Hsu, C., *TCAD March 2021 533-546*
- Chang, Y.**, see Chen, J., *TCAD Oct. 2021 2128-2141*
- Chang, Y.**, see Lim, W.S., *TCAD Nov. 2021 2224-2236*
- Chang, Y.**, see Dharamjeet, ., *TCAD Dec. 2021 2455-2466*
- Chen, G.**, Song, X., Yang, G., Wang, T., Mu, X., and Fan, Y., A Formal Proof of PG Recurrence Equations of Parallel Adders; *TCAD July 2021 1489-1494*
- Chen, H.**, see Hsu, C., *TCAD March 2021 533-546*
- Chen, H.**, see Chen, P., *TCAD July 2021 1381-1394*
- Chen, H.**, see Fu, Y., *TCAD Oct. 2021 1957-1970*
- Chen, H.**, see Wu, H., *TCAD Nov. 2021 2421-2425*
- Chen, H.**, see Chi, H., *TCAD Dec. 2021 2556-2567*
- Chen, J.**, Chang, Y., and Huang, Y., Analytical Placement Considering the Electron-Beam Fogging Effect; *TCAD March 2021 560-573*
- Chen, J.**, see Wen, S., *TCAD Aug. 2021 1640-1647*
- Chen, J.**, Chang, Y., and Wu, Y., Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints; *TCAD Oct. 2021 2128-2141*
- Chen, L.**, see Song, Z., *TCAD Jan. 2021 129-142*
- Chen, L.**, Tan, S.X.-., Sun, Z., Peng, S., Tang, M., and Mao, J., A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects; *TCAD Feb. 2021 350-363*
- Chen, L.**, see Wang, X., *TCAD March 2021 507-520*
- Chen, M.**, see Zhang, X., *TCAD Nov. 2021 2211-2223*
- Chen, P.**, see Li, M., *TCAD Feb. 2021 260-273*
- Chen, P.**, Liu, W., Chen, H., Li, S., Li, M., Yang, L., and Guan, N., Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip; *TCAD July 2021 1381-1394*
- Chen, Q.**, see Fu, Y., *TCAD Oct. 2021 1957-1970*
- Chen, R.T.**, see Gu, J., *TCAD Sept. 2021 1796-1809*
- Chen, S.**, see Wang, Z., *TCAD Jan. 2021 101-114*
- Chen, S.**, Yang, M., and Chang, Y., Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash; *TCAD Feb. 2021 218-231*
- Chen, S.**, see Chen, X., *TCAD July 2021 1409-1422*
- Chen, S.**, see Liang, Y., *TCAD Sept. 2021 1782-1795*
- Chen, T.**, Lin, B., Geng, H., Hu, S., and Yu, B., Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building; *TCAD July 2021 1273-1286*
- Chen, T.**, see Dharamjeet, ., *TCAD Dec. 2021 2455-2466*
- Chen, T.**, Ma, Y., Lin, J., Cao, Y., Lv, N., and Jing, J., A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance; *TCAD Dec. 2021 2431-2444*
- Chen, X.**, see Wang, Z., *TCAD Jan. 2021 101-114*
- Chen, X.**, see Xu, Z., *TCAD Feb. 2021 246-259*
- Chen, X.**, see Yu, F., *TCAD June 2021 1258-1271*
- Chen, X.**, Feng, J., Xu, J., Zhang, J., and Chen, S., Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks; *TCAD July 2021 1409-1422*
- Chen, X.**, see Lin, N., *TCAD July 2021 1327-1339*
- Chen, X.**, see Zhang, R., *TCAD Oct. 2021 2024-2035*
- Chen, Y.**, see Wang, C., *TCAD April 2021 762-775*
- Chen, Y.**, Hsu, C., and Lee, K., Test Chips With Scan-Based Logic Arrays ; *TCAD April 2021 790-802*
- Chen, Z.**, Zhang, Y., and Xiao, N., CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories; *TCAD July 2021 1340-1353*
- Cheng, C.**, see Zhang, H., *TCAD April 2021 735-747*
- Cheng, C.**, see Lee, D., *TCAD Oct. 2021 2142-2155*
- Cheng, L.**, see Wang, Y., *TCAD May 2021 918-930*
- Cheng, L.**, see Wang, Z., *TCAD Nov. 2021 2357-2371*
- Cheng, P.**, see Kou, M., *TCAD Nov. 2021 2251-2264*
- Chi, H.**, Lin, Z., Hung, C., Liu, C.J., and Chen, H., A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation; *TCAD Dec. 2021 2556-2567*
- Chinnery, D.**, see Stefanidis, A., *TCAD Aug. 2021 1672-1686*
- Chittamuru, S.V.R.**, Thakkar, I.G., Pasricha, S., Sri Vatsavai, S., and Bhat, V., Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks; *TCAD May 2021 850-863*
- Chiu, H.**, see Yu, T., *TCAD Nov. 2021 2345-2356*
- Cintas Canto, A.**, Kermani, M.M., and Azarderakhsh, R., Reliable Architectures for Composite-Field-Oriented Constructions of McEliece Post-Quantum Cryptography on FPGA; *TCAD May 2021 999-1003*
- Cook, C.**, see Wang, X., *TCAD March 2021 507-520*
- Cortadella, J.**, see Shan, J., *TCAD Feb. 2021 301-314*
- Cortadella, J.**, see Vidal-Obiols, A., *TCAD Dec. 2021 2542-2555*
- Coskun, A.K.**, see Narayan, A., *TCAD Oct. 2021 2156-2169*
- Crites, B.**, Falzone, C., Lopez, T., Kong, K., and Brisk, P., Reducing Microfluidic Very Large-Scale Integration (mVLSI) Chip Area by Seam Carving; *TCAD Oct. 2021 2104-2116*
- Cui, J.**, Liu, J., Huang, J., and Yang, L.T., SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs; *TCAD Jan. 2021 52-65*
- Cui, Y.**, see Zhang, W., *TCAD April 2021 666-679*

## D

- da Costa, A.A.B.**, see Sanyal, S., *TCAD Nov. 2021 2416-2420*
- Dai, Y.**, Zhang, R., Xue, R., Liu, B., and Li, T., Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications; *TCAD March 2021 453-466*
- Danger, J.**, see Anik, M.T.H., *TCAD July 2021 1315-1326*
- Dani, L.M.**, Mishra, N., and Bulusu, A., An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures; *TCAD Oct. 2021 2117-2127*
- Das, P.**, and Kapoor, H.K., nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs; *TCAD Aug. 2021 1573-1585*
- Dasgupta, P.**, see Sanyal, S., *TCAD Nov. 2021 2416-2420*
- Daulby, T.**, Savanth, A., Merrett, G.V., and Weddell, A.S., Improving the Forward Progress of Transient Systems; *TCAD March 2021 444-452*
- Davoodi, A.**, see Hemmat, M., *TCAD Oct. 2021 2090-2103*
- De Micheli, G.**, see Marakkalage, D.S., *TCAD Oct. 2021 2184-2188*
- de Prado, M.**, Mundy, A., Saeed, R., Denna, M., Pazos, N., and Benini, L., Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs; *TCAD Nov. 2021 2293-2305*
- Deb, A.**, Dueck, G.W., and Wille, R., Exploring the Potential Benefits of Alternative Quantum Computing Architectures; *TCAD Sept. 2021 1825-1835*
- Deb, S.**, see Rout, S.S., *TCAD Nov. 2021 2372-2385*
- Deng, L.**, see Hu, X., *TCAD June 2021 1230-1243*
- Deng, Y.**, see Zheng, S., *TCAD June 2021 1117-1129*
- Denna, M.**, see de Prado, M., *TCAD Nov. 2021 2293-2305*
- Dhar, S.**, see Lin, Y., *TCAD April 2021 748-761*
- Dharamjeet, Chen, T.**, Chang, Y., Wu, C., Lee, C., and Shih, W., Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture ; *TCAD Dec. 2021 2455-2466*
- Dimitrakopoulos, G.**, see Stefanidis, A., *TCAD Aug. 2021 1672-1686*
- Dong, J.**, see Yang, C., *TCAD July 2021 1367-1380*
- Doppa, J.R.**, see Joardar, B.K., *TCAD May 2021 971-984*
- Dousti, M.J.**, Xie, Q., Nazemi, M., and Pedram, M., Therminator 2: A Fast Thermal Simulator for Portable Devices; *TCAD Dec. 2021 2528-2541*
- Dueck, G.W.**, see Deb, A., *TCAD Sept. 2021 1825-1835*

- Dumont, M.**, Lisart, M., and Maurine, P., Modeling and Simulating Electromagnetic Fault Injection; *TCAD April 2021 680-693*  
**Duong, L.H.K.**, see Li, M., *TCAD Feb. 2021 260-273*  
**Dutta, R.**, see Hapke, F., *TCAD March 2021 584-597*

## E

- Ejlali, A.**, see Hoseinghorban, A., *TCAD March 2021 419-429*  
**Ejlali, A.**, see Saber-Latibari, J., *TCAD April 2021 646-654*  
**Ejlali, A.**, see Ranjbar, B., *TCAD Oct. 2021 2009-2023*  
**Elfadel, I.M.**, On the Stability of Analog ReLU Networks; *TCAD Nov. 2021 2426-2430*  
**Elnaggar, R.**, see Tan, B., *TCAD June 2021 1158-1171*  
**Elnaggar, R.**, Karri, R., and Chakrabarty, K., Security Against Data-Sniffing and Alteration Attacks in IJTAG; *TCAD July 2021 1301-1314*  
**Ewetz, R.**, see Zhang, B., *TCAD May 2021 836-849*

## F

- Fahmy, S.A.**, see Herath, K., *TCAD Dec. 2021 2508-2521*  
**Fair, K.**, see Mack, J., *TCAD Nov. 2021 2265-2278*  
**Falzone, C.**, see Crites, B., *TCAD Oct. 2021 2104-2116*  
**Fan, D.**, see Xu, H., *TCAD Nov. 2021 2237-2250*  
**Fan, J.**, see Zhang, L., *TCAD June 2021 1207-1216*  
**Fan, Y.**, see Chen, G., *TCAD July 2021 1489-1494*  
**Fang, S.**, see Jiang, Y., *TCAD Feb. 2021 400-404*  
**Fang, S.**, see Shao, H., *TCAD May 2021 957-970*  
**Fang, S.**, see Yu, T., *TCAD Nov. 2021 2345-2356*  
**Fang, Z.**, see Qu, X., *TCAD May 2021 878-891*  
**Fareed, I.**, Kang, M., Lee, W., and Kim, S., Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads; *TCAD Dec. 2021 2467-2480*  
**Fast, A.**, see Hapke, F., *TCAD March 2021 584-597*  
**Feng, C.**, see Gu, J., *TCAD Sept. 2021 1796-1809*  
**Feng, D.**, see Wang, C., *TCAD April 2021 762-775*  
**Feng, J.**, see Wang, Z., *TCAD Jan. 2021 101-114*  
**Feng, J.**, see Chen, X., *TCAD July 2021 1409-1422*  
**Fernandez-Mesa, B.**, Andrade, L., and Petrot, F., Synchronization of Continuous Time and Discrete Events Simulation in SystemC; *TCAD July 2021 1450-1463*  
**Ferreira, R.**, see Canesche, M., *TCAD Aug. 2021 1600-1612*  
**Fink, G.**, Hamidovic, M., Haselmayer, W., and Wille, R., Automatic Design of Droplet-Based Microfluidic Ring Networks; *TCAD Feb. 2021 339-349*  
**Franzon, P.D.**, see Kashyap, P., *TCAD June 2021 1217-1229*  
**Fu, C.**, see Liang, Y., *TCAD Sept. 2021 1782-1795*  
**Fu, Y.**, Zhang, C., Song, W., Chen, Q., Chen, H., Zhou, M., and Li, L., Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs; *TCAD Oct. 2021 1957-1970*  
**Fujita, H.**, see Onizawa, N., *TCAD April 2021 655-665*  
**Fujita, M.**, see Zhang, H., *TCAD April 2021 735-747*  
**Fujita, M.**, see Vineesh, V.S., *TCAD May 2021 985-998*  
**Fung, J.M.**, see Tan, B., *TCAD June 2021 1158-1171*

## G

- Galceran-Oms, M.**, see Vidal-Obiols, A., *TCAD Dec. 2021 2542-2555*  
**Gan, P.**, Zhao, X., and Cao, Y., An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS; *TCAD June 2021 1172-1182*  
**Gao, B.**, see Liao, Y., *TCAD Aug. 2021 1662-1671*  
**Gao, S.**, see Lee, D., *TCAD Oct. 2021 2142-2155*  
**Garcia-Vargas, I.**, see Senhadji-Navarro, R., *TCAD Nov. 2021 2411-2415*  
**Garg, S.**, see Liu, K., *TCAD June 2021 1244-1257*  
**Garg, S.**, see Liu, K., *TCAD Oct. 2021 2077-2089*  
**Garlando, U.**, Riente, F., and Graziano, M., FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs; *TCAD March 2021 467-478*

- Geng, H.**, see Chen, T., *TCAD July 2021 1273-1286*  
**Giri, C.**, see Maity, D.K., *TCAD Aug. 2021 1500-1510*  
**Glowatz, A.**, see Hapke, F., *TCAD March 2021 584-597*  
**Gohari-Nazari, P.**, see Saber-Latibari, J., *TCAD April 2021 646-654*  
**Goldberg, B.**, see Zhou, B., *TCAD Jan. 2021 24-37*  
**Gong, L.**, see Wang, C., *TCAD July 2021 1495-1499*  
**Gong, Y.**, see Guo, J., *TCAD May 2021 931-944*  
**Graziano, M.**, see Garlando, U., *TCAD March 2021 467-478*  
**Gross, W.J.**, see Onizawa, N., *TCAD April 2021 655-665*  
**Grover, W.H.**, see Potter, J., *TCAD Oct. 2021 1971-1984*  
**Gu, C.**, Chang, C., Liu, W., Yu, S., Wang, Y., and O'Neill, M., A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication; *TCAD June 2021 1183-1196*  
**Gu, J.**, see Lin, Y., *TCAD April 2021 748-761*  
**Gu, J.**, Zhao, Z., Feng, C., Ying, Z., Liu, M., Chen, R.T., and Pan, D.Z., Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability; *TCAD Sept. 2021 1796-1809*  
**Gu, P.**, Xie, X., Li, S., Niu, D., Zheng, H., Malladi, K.T., and Xie, Y., DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads; *TCAD Aug. 2021 1586-1599*  
**Gu, X.**, see Pan, R., *TCAD Feb. 2021 386-399*  
**Gu, X.**, see Liu, M., *TCAD Sept. 2021 1920-1933*  
**Guan, N.**, see Chen, P., *TCAD July 2021 1381-1394*  
**Guilley, S.**, see Anik, M.T.H., *TCAD July 2021 1315-1326*  
**Guo, G.**, see Huang, T., *TCAD April 2021 776-789*  
**Guo, G.**, see Huang, T., *TCAD Aug. 2021 1687-1700*  
**Guo, J.**, Cao, P., Li, M., Gong, Y., Liu, Z., Bai, G., and Yang, J., Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits; *TCAD May 2021 931-944*  
**Gupta, R.K.**, and Atienza, D., Editorial; *TCAD June 2021 1009*

## H

- Ha, M.**, Byun, Y., Moon, S., Lee, Y., and Lee, S., Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network; *TCAD Jan. 2021 1-10*  
**Hamidovic, M.**, see Fink, G., *TCAD Feb. 2021 339-349*  
**Han, J.**, see Wu, Y., *TCAD Oct. 2021 2170-2183*  
**Han, L.**, see Shen, Z., *TCAD July 2021 1395-1408*  
**Hanif, M.A.**, see Marchisio, A., *TCAD Sept. 2021 1768-1781*  
**Hanyu, T.**, see Onizawa, N., *TCAD April 2021 655-665*  
**Hapke, F.**, Howell, W., Maxwell, P., Brazil, E., Venkataraman, S., Dutta, R., Glowatz, A., Fast, A., and Rajski, J., Defect-Oriented Test: Effectiveness in High Volume Manufacturing; *TCAD March 2021 584-597*  
**Hasan, M.S.**, see Shanta, A.S., *TCAD March 2021 405-418*  
**Haselmayer, W.**, see Fink, G., *TCAD Feb. 2021 339-349*  
**Hassan, M.S.**, see Mack, J., *TCAD Nov. 2021 2265-2278*  
**He, G.**, see Zhang, Y., *TCAD Feb. 2021 287-300*  
**He, J.**, see Ma, H., *TCAD June 2021 1077-1089*  
**He, J.**, see Ma, H., *TCAD Oct. 2021 1985-1994*  
**He, W.**, see Xu, G., *TCAD June 2021 1102-1116*  
**He, Z.**, see Jiang, W., *TCAD Oct. 2021 2194-2198*  
**He, Z.**, see Sun, Y., *TCAD Dec. 2021 2495-2507*  
**Helard, M.**, see Nasser, Y., *TCAD March 2021 479-493*  
**Hemmat, M.**, San Miguel, J., and Davoodi, A., AirNN: A Featherweight Framework for Dynamic Input-Dependent Approximation of CNNs; *TCAD Oct. 2021 2090-2103*  
**Henkel, J.**, see Sadiqbatcha, S., *TCAD April 2021 694-707*  
**Herath, K.**, Prakash, A., Fahmy, S.A., and Srikanthan, T., Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs; *TCAD Dec. 2021 2508-2521*  
**Ho, C.**, see Lee, D., *TCAD Oct. 2021 2142-2155*  
**Ho, T.**, see Liu, C., *TCAD Jan. 2021 115-128*  
**Ho, T.**, see Kou, M., *TCAD Nov. 2021 2251-2264*  
**Hong, Q.**, see Pan, C., *TCAD March 2021 521-532*

- Hoseinghorban, A.**, Bahrami, M.R., Ejlali, A., and Abam, M.A., CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems; *TCAD March 2021* 419-429
- Hosseini, F.S.**, and Yang, C., A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM; *TCAD Aug. 2021* 1545-1558
- Hou, B.**, see Yang, X., *TCAD Feb. 2021* 205-217
- Hou, Z.**, see Zhang, N., *TCAD Sept. 2021* 1896-1908
- Howell, W.**, see Hapke, F., *TCAD March 2021* 584-597
- Hsu, C.**, Hung, S., Chen, H., Sun, F., and Chang, Y., A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing; *TCAD March 2021* 533-546
- Hsu, C.**, see Chen, Y., *TCAD April 2021* 790-802
- Hsu, W.**, see Zhang, W., *TCAD April 2021* 666-679
- Hu, J.**, see Sharmin Snigdha, F., *TCAD July 2021* 1423-1436
- Hu, K.**, see Yu, T., *TCAD Nov. 2021* 2345-2356
- Hu, M.**, see Zhang, X., *TCAD Nov. 2021* 2211-2223
- Hu, S.**, see Chen, T., *TCAD July 2021* 1273-1286
- Hu, S.**, see Zhang, X., *TCAD Nov. 2021* 2211-2223
- Hu, W.**, Chang, C., Sengupta, A., Bhunia, S., Kastner, R., and Li, H., An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools; *TCAD June 2021* 1010-1038
- Hu, X.**, Zhao, Y., Deng, L., Liang, L., Zuo, P., Ye, J., Lin, Y., and Xie, Y., Practical Attacks on Deep Neural Networks by Memory Trojaning; *TCAD June 2021* 1230-1243
- Hu, X.**, see Lin, J., *TCAD Oct. 2021* 2049-2062
- Hu, Y.**, see Wang, C., *TCAD July 2021* 1495-1499
- Hua, Y.**, see Wang, C., *TCAD April 2021* 762-775
- Huang, D.**, see Zheng, S., *TCAD June 2021* 1117-1129
- Huang, J.**, see Cui, J., *TCAD Jan. 2021* 52-65
- Huang, J.**, Li, R., An, J., Zeng, H., and Chang, W., A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems; *TCAD Dec. 2021* 2481-2494
- Huang, K.**, see Yang, X., *TCAD Feb. 2021* 205-217
- Huang, P.**, see Yang, C., *TCAD July 2021* 1367-1380
- Huang, Q.**, see Alawieh, M.B., *TCAD Feb. 2021* 373-385
- Huang, S.**, see Peng, X., *TCAD Nov. 2021* 2306-2319
- Huang, T.**, Guo, G., Lin, C., and Wong, M.D.F., OpenTimer v2: A New Parallel Incremental Timing Analysis Engine; *TCAD April 2021* 776-789
- Huang, T.**, Lin, Y., Lin, C., Guo, G., and Wong, M.D.F., Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale; *TCAD Aug. 2021* 1687-1700
- Huang, T.**, see Wen, S., *TCAD Aug. 2021* 1640-1647
- Huang, T.**, see Ran, H., *TCAD Aug. 2021* 1701-1710
- Huang, W.**, see Zhou, Y., *TCAD July 2021* 1354-1366
- Huang, X.**, see Liu, C., *TCAD Jan. 2021* 115-128
- Huang, Y.**, see Chen, J., *TCAD March 2021* 560-573
- Huang, Z.**, see Qu, X., *TCAD May 2021* 878-891
- Huang, Z.**, see Ni, T., *TCAD Sept. 2021* 1952-1956
- Hung, C.**, see Chi, H., *TCAD Dec. 2021* 2556-2567
- Hung, S.**, see Hsu, C., *TCAD March 2021* 533-546
- Hyun, G.**, and Kim, T., Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach; *TCAD May 2021* 892-903
- I**
- Ibrahim, A.M.**, see Wassal, A.G., *TCAD Feb. 2021* 315-325
- Inoue, M.**, see Ahmed, F., *TCAD Aug. 2021* 1626-1639
- Inouye, M.**, see Mack, J., *TCAD Nov. 2021* 2265-2278
- Ismail-Zade, M.R.**, see Petrosyants, K.O., *TCAD April 2021* 708-722
- J**
- Jain, S.**, Sengupta, A., Roy, K., and Raghunathan, A., RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars; *TCAD Feb. 2021* 326-338
- Jamieson, P.**, see Canesche, M., *TCAD Aug. 2021* 1600-1612
- Jha, R.**, see Jones, A., *TCAD Sept. 2021* 1887-1895
- Ji, C.**, see Liang, Y., *TCAD Sept. 2021* 1782-1795
- Jia, Z.**, see Zhang, H., *TCAD Feb. 2021* 274-286
- Jia, Z.**, see Shen, Z., *TCAD July 2021* 1395-1408
- Jiang, G.**, see Ou, C., *TCAD June 2021* 1039-1051
- Jiang, H.**, see Peng, X., *TCAD Nov. 2021* 2306-2319
- Jiang, I.H.**, see Lin, Y., *TCAD Sept. 2021* 1909-1919
- Jiang, I.H.**, see Li, W., *TCAD Nov. 2021* 2331-2344
- Jiang, J.**, see Sun, Y., *TCAD Dec. 2021* 2495-2507
- Jiang, J.R.**, see Zhang, H., *TCAD April 2021* 735-747
- Jiang, J.R.**, see Lee, N., *TCAD May 2021* 904-917
- Jiang, L.**, see Song, Z., *TCAD Jan. 2021* 129-142
- Jiang, L.**, see Sun, Y., *TCAD Dec. 2021* 2495-2507
- Jiang, M.**, see Zhang, W., *TCAD April 2021* 666-679
- Jiang, W.**, Zhang, K., Lin, C.Y., Xing, F., and Zhang, Z., Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform; *TCAD Sept. 2021* 1864-1873
- Jiang, W.**, He, Z., Zhan, J., and Pan, W., Attack-Aware Detection and Defense to Resist Adversarial Examples; *TCAD Oct. 2021* 2194-2198
- Jiang, Y.**, Wu, K., and Fang, S., Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials; *TCAD Feb. 2021* 400-404
- Jiang, Y.**, Yang, F., Yu, B., Zhou, D., and Zeng, X., Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble; *TCAD July 2021* 1476-1488
- Jiang, Z.**, see Lin, Y., *TCAD April 2021* 748-761
- Jin, L.**, see Wang, C., *TCAD July 2021* 1495-1499
- Jin, Y.**, see Ma, H., *TCAD June 2021* 1077-1089
- Jing, J.**, see Chen, T., *TCAD Dec. 2021* 2431-2444
- Jing, N.**, see Song, Z., *TCAD Jan. 2021* 129-142
- Joardar, B.K.**, Doppa, J.R., Pande, P.P., Li, H., and Chakrabarty, K., AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture; *TCAD May 2021* 971-984
- Jones, A.**, and Jha, R., A Compact Gated-Synapse Model for Neuromorphic Circuits; *TCAD Sept. 2021* 1887-1895
- Joshi, A.**, see Zhou, B., *TCAD Jan. 2021* 24-37
- Joshi, P.**, see Singhal, N., *TCAD June 2021* 1090-1101
- Juretus, K.**, and Savidis, I., Synthesis of Hidden State Transitions for Sequential Logic Locking; *TCAD Jan. 2021* 11-23
- Juretus, K.**, and Savidis, I., Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking; *TCAD Jan. 2021* 38-51
- K**
- Kahng, A.B.**, Wang, L., and Xu, B., TritonRoute: The Open-Source Detailed Router; *TCAD March 2021* 547-559
- Kale, I.**, see Maheshwari, S., *TCAD Aug. 2021* 1721-1725
- Kalligeros, E.**, see Limaye, N., *TCAD Sept. 2021* 1740-1753
- Kang, I.**, see Lee, D., *TCAD Oct. 2021* 2142-2155
- Kang, J.**, see Wang, F., *TCAD May 2021* 864-877
- Kang, M.**, see Fareed, I., *TCAD Dec. 2021* 2467-2480
- Kang, Y.**, see Wang, J., *TCAD Aug. 2021* 1613-1625
- Kapoor, H.K.**, see Rani, K., *TCAD April 2021* 633-645
- Kapoor, H.K.**, see Das, P., *TCAD Aug. 2021* 1573-1585
- Karimi, N.**, see Anik, M.T.H., *TCAD July 2021* 1315-1326
- Karousos, N.**, see Limaye, N., *TCAD Sept. 2021* 1740-1753
- Karri, R.**, see Shayan, M., *TCAD Jan. 2021* 143-156
- Karri, R.**, see Tan, B., *TCAD June 2021* 1158-1171
- Karri, R.**, see Liu, K., *TCAD June 2021* 1244-1257
- Karri, R.**, see Elnaggar, R., *TCAD July 2021* 1301-1314
- Karri, R.**, see Liu, K., *TCAD Oct. 2021* 2077-2089
- Karybali, I.G.**, see Limaye, N., *TCAD Sept. 2021* 1740-1753
- Kashyap, P.**, Aydin, F., Potluri, S., Franzon, P.D., and Aysu, A., 2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning; *TCAD June 2021* 1217-1229
- Kastner, R.**, see Hu, W., *TCAD June 2021* 1010-1038
- Ke, L.**, see Cao, W., *TCAD May 2021* 808-821

- Kermani, M.M.**, see Cintas Canto, A., *TCAD May 2021 999-1003*
- Khalilany, B.**, see Lin, Y., *TCAD April 2021 748-761*
- Kharitonov, I.A.**, see Petrosyants, K.O., *TCAD April 2021 708-722*
- Kim, H.**, see Lee, D., *TCAD Oct. 2021 2142-2155*
- Kim, S.**, see Fareed, I., *TCAD Dec. 2021 2467-2480*
- Kim, T.**, see Hyun, G., *TCAD May 2021 892-903*
- Knechtel, J.**, see Li, H., *TCAD Oct. 2021 1995-2008*
- Ko, S.**, see Asadikouhanjani, M., *TCAD Sept. 2021 1947-1951*
- Koh, C.**, see Maji, S., *TCAD Nov. 2021 2386-2399*
- Kong, K.**, see Crites, B., *TCAD Oct. 2021 2104-2116*
- Kou, M.**, Cheng, P., Zeng, J., Ho, T., Takagi, K., and Yao, H., Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits; *TCAD Nov. 2021 2251-2264*
- Kozhukhov, M.V.**, see Petrosyants, K.O., *TCAD April 2021 708-722*
- Kuai, J.**, see Ma, H., *TCAD Oct. 2021 1985-1994*
- Kumar, A.**, see Baranwal, A.R., *TCAD Sept. 2021 1754-1767*
- Kumar, A.**, see Ranjbar, B., *TCAD Oct. 2021 2009-2023*
- Kumar, B.**, see Vineesh, V.S., *TCAD May 2021 985-998*
- Kumbhare, N.**, see Mack, J., *TCAD Nov. 2021 2265-2278*
- Kundu, S.**, see Kuruvila, A.P., *TCAD Sept. 2021 1727-1739*
- Kuo, T.**, see Liang, Y., *TCAD Sept. 2021 1782-1795*
- Kuruvila, A.P.**, Kundu, S., and Basu, K., Defending Hardware-Based Malware Detectors Against Adversarial Attacks; *TCAD Sept. 2021 1727-1739*
- L**
- Lam, S.**, see Ou, C., *TCAD April 2021 620-632*
- Lam, S.**, see Ou, C., *TCAD June 2021 1039-1051*
- Lam, S.**, see Ou, C., *TCAD June 2021 1052-1062*
- Latorre, L.**, see Vayssade, T., *TCAD Nov. 2021 2400-2410*
- Lavagno, L.**, see Shan, J., *TCAD Feb. 2021 301-314*
- Lazarescu, M.T.**, see Shan, J., *TCAD Feb. 2021 301-314*
- Lee, C.**, see Dharamjeet, ., *TCAD Dec. 2021 2455-2466*
- Lee, D.**, Park, D., Ho, C., Kang, I., Kim, H., Gao, S., Lin, B., and Cheng, C., SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes; *TCAD Oct. 2021 2142-2155*
- Lee, K.**, see Chen, Y., *TCAD April 2021 790-802*
- Lee, N.**, and Jiang, J.R., Constraint Solving for Synthesis and Verification of Threshold Logic Circuits; *TCAD May 2021 904-917*
- Lee, S.**, see Ha, M., *TCAD Jan. 2021 1-10*
- Lee, W.**, and Achar, R., GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation; *TCAD Nov. 2021 2320-2330*
- Lee, W.**, see Fareed, I., *TCAD Dec. 2021 2467-2480*
- Lee, Y.**, see Ha, M., *TCAD Jan. 2021 1-10*
- Lefevre, F.**, see Vayssade, T., *TCAD Nov. 2021 2400-2410*
- Leng, J.**, Buyuktosunoglu, A., Bertran, R., Bose, P., Zu, Y., and Reddi, V.J., Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs; *TCAD Jan. 2021 171-184*
- Leng, J.**, Buyuktosunoglu, A., Bertran, R., Bose, P., Zu, Y., and Reddi, V.J., Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs" [Jan 21 171-184]; *TCAD June 2021 1272*
- Leonhard, J.**, Sayed, A., Louerat, M., Aboushady, H., and Stratigopoulos, H., Analog and Mixed-Signal IC Security via Sizing Camouflaging; *TCAD May 2021 822-835*
- Li, B.**, see Liu, C., *TCAD Jan. 2021 115-128*
- Li, B.**, see Petrosyants, K.O., *TCAD April 2021 708-722*
- Li, G.**, see Zhong, Z., *TCAD Jan. 2021 185-198*
- Li, G.**, see Zhou, Q., *TCAD Feb. 2021 232-245*
- Li, H.**, see Joardar, B.K., *TCAD May 2021 971-984*
- Li, H.**, see Wang, Y., *TCAD May 2021 918-930*
- Li, H.**, see Hu, W., *TCAD June 2021 1010-1038*
- Li, H.**, see Ma, H., *TCAD Oct. 2021 1985-1994*
- Li, H.**, Patnaik, S., Ashraf, M., Yang, H., Knechtel, J., Yu, B., Sinanoglu, O., and Young, E.F.Y., Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation; *TCAD Oct. 2021 1995-2008*
- Li, J.**, see Zhou, Q., *TCAD Feb. 2021 232-245*
- Li, J.**, see Yang, X., *TCAD Feb. 2021 205-217*
- Li, L.**, and Yu, W., Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation; *TCAD July 2021 1437-1449*
- Li, L.**, see Fu, Y., *TCAD Oct. 2021 1957-1970*
- Li, M.**, Liu, W., Duong, L.H.K., Chen, P., Yang, L., and Xiao, C., Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip; *TCAD Feb. 2021 260-273*
- Li, M.**, see Alawieh, M.B., *TCAD Feb. 2021 373-385*
- Li, M.**, see Guo, J., *TCAD May 2021 931-944*
- Li, M.**, see Chen, P., *TCAD July 2021 1381-1394*
- Li, Q.**, see Liang, Y., *TCAD Sept. 2021 1782-1795*
- Li, R.**, see Huang, J., *TCAD Dec. 2021 2481-2494*
- Li, S.**, see Chen, P., *TCAD July 2021 1381-1394*
- Li, S.**, see Yang, H., *TCAD July 2021 1464-1475*
- Li, S.**, see Gu, P., *TCAD Aug. 2021 1586-1599*
- Li, T.**, see Song, Z., *TCAD Jan. 2021 129-142*
- Li, T.**, see Dai, Y., *TCAD March 2021 453-466*
- Li, T.**, see Shen, Z., *TCAD July 2021 1395-1408*
- Li, W.**, see Lin, Y., *TCAD April 2021 748-761*
- Li, W.**, Ma, Y., Sun, Q., Zhang, L., Lin, Y., Jiang, I.H., Yu, B., and Pan, D.Z., OpenMPL: An Open-Source Layout Decomposer; *TCAD Nov. 2021 2331-2344*
- Li, X.**, see Pan, R., *TCAD Feb. 2021 386-399*
- Li, X.**, see Wang, Y., *TCAD May 2021 918-930*
- Li, X.**, see Lin, N., *TCAD July 2021 1327-1339*
- Li, X.**, see Liu, M., *TCAD Sept. 2021 1920-1933*
- Li, Y.**, see Zhang, Y., *TCAD Feb. 2021 287-300*
- Li, Z.**, see Xu, H., *TCAD Nov. 2021 2237-2250*
- Li, Z.**, see Xu, H., *TCAD Nov. 2021 2237-2250*
- Li, Z.**, see Sun, Y., *TCAD Dec. 2021 2495-2507*
- Liang, H.**, see Ni, T., *TCAD Sept. 2021 1952-1956*
- Liang, L.**, see Hu, X., *TCAD June 2021 1230-1243*
- Liang, L.**, see Yang, C., *TCAD July 2021 1367-1380*
- Liang, T.**, see Zhong, Z., *TCAD Oct. 2021 2063-2076*
- Liang, X.**, see Song, Z., *TCAD Jan. 2021 129-142*
- Liang, Y.**, Lu, L., and Xie, J., OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs; *TCAD Aug. 2021 1648-1661*
- Liang, Y.**, Ji, C., Fu, C., Ausavarungnirun, R., Li, Q., Pan, R., Chen, S., Shi, L., Kuo, T., and Xue, C.J., iTRIM: I/O-Aware TRIM for Improving User Experience on Mobile Devices; *TCAD Sept. 2021 1782-1795*
- Liang, Z.**, see Zhang, F., *TCAD June 2021 1144-1157*
- Liao, T.**, and Zhang, L., An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits; *TCAD Aug. 2021 1511-1524*
- Liao, Y.**, and Mak, W., Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os; *TCAD March 2021 494-506*
- Liao, Y.**, Gao, B., Yao, P., Zhang, W., Tang, J., Wu, H., and Qian, H., Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect; *TCAD Aug. 2021 1662-1671*
- Lim, W.S.**, Tu, C., Wu, C., and Chang, Y., iCheck: Progressive Checkpointing for Intermittent Systems; *TCAD Nov. 2021 2224-2236*
- Limaye, N.**, Kalligeros, E., Karousos, N., Karybali, I.G., and Sinanoglu, O., Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking; *TCAD Sept. 2021 1740-1753*
- Lin, B.**, see Chen, T., *TCAD July 2021 1273-1286*
- Lin, B.**, see Yang, H., *TCAD July 2021 1464-1475*
- Lin, B.**, see Lee, D., *TCAD Oct. 2021 2142-2155*
- Lin, C.**, see Huang, T., *TCAD April 2021 776-789*
- Lin, C.**, see Shao, H., *TCAD May 2021 957-970*
- Lin, C.**, see Huang, T., *TCAD Aug. 2021 1687-1700*
- Lin, C.Y.**, see Jiang, W., *TCAD Sept. 2021 1864-1873*
- Lin, I.**, see Lin, J., *TCAD Oct. 2021 2049-2062*
- Lin, J.**, see Xiao, S., *TCAD Sept. 2021 1874-1886*
- Lin, J.**, Wen, C., Hu, X., Tang, T., Lin, I., Wang, Y., and Xie, Y., Rescuing RRAM-Based Computing From Static and Dynamic Faults ; *TCAD Oct. 2021 2049-2062*
- Lin, J.**, see Chen, T., *TCAD Dec. 2021 2431-2444*
- Lin, K.**, see Wu, S., *TCAD Jan. 2021 87-100*

- Lin, N.**, Chen, X., Lu, H., and Li, X., Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks; *TCAD July 2021* 1327-1339
- Lin, Y.**, see Alawieh, M.B., *TCAD Feb. 2021* 373-385
- Lin, Y.**, see Cai, J., *TCAD March 2021* 603-607
- Lin, Y.**, Jiang, Z., Gu, J., Li, W., Dhar, S., Ren, H., Khailany, B., and Pan, D.Z., DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement; *TCAD April 2021* 748-761
- Lin, Y.**, see Hu, X., *TCAD June 2021* 1230-1243
- Lin, Y.**, see Yang, C., *TCAD July 2021* 1367-1380
- Lin, Y.**, see Huang, T., *TCAD Aug. 2021* 1687-1700
- Lin, Y.**, and Jiang, I.H., Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials; *TCAD Sept. 2021* 1909-1919
- Lin, Y.**, see Li, W., *TCAD Nov. 2021* 2331-2344
- Lin, Z.**, Sinha, S., and Zhang, W., Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System; *TCAD Nov. 2021* 2279-2292
- Lin, Z.**, see Chi, H., *TCAD Dec. 2021* 2556-2567
- Lisart, M.**, see Dumont, M., *TCAD April 2021* 680-693
- Liu, B.**, see Dai, Y., *TCAD March 2021* 453-466
- Liu, C.**, Huang, X., Li, B., Yao, H., Pop, P., Ho, T., and Schlichtmann, U., DCDSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips; *TCAD Jan. 2021* 115-128
- Liu, C.**, see Xu, Z., *TCAD Feb. 2021* 246-259
- Liu, C.**, see Yang, X., *TCAD Feb. 2021* 205-217
- Liu, C.**, see Yu, F., *TCAD June 2021* 1258-1271
- Liu, C.J.**, see Chi, H., *TCAD Dec. 2021* 2556-2567
- Liu, D.**, see Yang, C., *TCAD July 2021* 1367-1380
- Liu, D.**, see Zhang, R., *TCAD Oct. 2021* 2024-2035
- Liu, J.**, see Cui, J., *TCAD Jan. 2021* 52-65
- Liu, J.**, see Wang, C., *TCAD April 2021* 762-775
- Liu, J.K.**, see Zhang, F., *TCAD June 2021* 1144-1157
- Liu, K.**, see Zhang, H., *TCAD Feb. 2021* 274-286
- Liu, K.**, Tan, B., Karri, R., and Garg, S., Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors; *TCAD June 2021* 1244-1257
- Liu, K.**, Tan, B., Reddy, G.R., Garg, S., Makris, Y., and Karri, R., Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks; *TCAD Oct. 2021* 2077-2089
- Liu, L.**, see An, H., *TCAD March 2021* 574-583
- Liu, L.**, see Ma, H., *TCAD June 2021* 1077-1089
- Liu, L.**, see Zhang, N., *TCAD Sept. 2021* 1896-1908
- Liu, L.**, see Wu, Y., *TCAD Oct. 2021* 2170-2183
- Liu, L.**, see Ma, H., *TCAD Oct. 2021* 1985-1994
- Liu, M.**, Ye, F., Li, X., Chakrabarty, K., and Gu, X., Board-Level Functional Fault Identification Using Streaming Data; *TCAD Sept. 2021* 1920-1933
- Liu, M.**, see Gu, J., *TCAD Sept. 2021* 1796-1809
- Liu, W.**, Wu, F., Zhang, M., Yang, C., Lu, Z., Wan, J., and Xie, C., DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD; *TCAD Jan. 2021* 66-77
- Liu, W.**, see Li, M., *TCAD Feb. 2021* 260-273
- Liu, W.**, see Gu, C., *TCAD June 2021* 1183-1196
- Liu, W.**, see Chen, P., *TCAD July 2021* 1381-1394
- Liu, W.**, see Xiao, S., *TCAD Sept. 2021* 1874-1886
- Liu, X.**, see Yang, X., *TCAD Feb. 2021* 205-217
- Liu, X.**, see Zheng, S., *TCAD June 2021* 1117-1129
- Liu, X.**, see Xu, H., *TCAD Nov. 2021* 2237-2250
- Liu, Y.**, see Chakraborty, A., *TCAD April 2021* 608-619
- Liu, Y.**, see Shao, H., *TCAD May 2021* 957-970
- Liu, Y.**, see Ma, H., *TCAD June 2021* 1077-1089
- Liu, Y.**, see Zuzak, M., *TCAD Aug. 2021* 1531-1544
- Liu, Y.**, see Ma, H., *TCAD Oct. 2021* 1985-1994
- Liu, Z.**, see Guo, J., *TCAD May 2021* 931-944
- Lopez, T.**, see Crites, B., *TCAD Oct. 2021* 2104-2116
- Lorandel, J.**, see Nasser, Y., *TCAD March 2021* 479-493
- Louerat, M.**, see Leonhard, J., *TCAD May 2021* 822-835
- Lu, A.**, see Peng, X., *TCAD Nov. 2021* 2306-2319
- Lu, H.**, see Lin, N., *TCAD July 2021* 1327-1339
- Lu, L.**, see Liang, Y., *TCAD Aug. 2021* 1648-1661
- Lu, Z.**, see Liu, W., *TCAD Jan. 2021* 66-77
- Luo, G.**, see Zhang, W., *TCAD April 2021* 666-679
- Luo, G.**, see Wang, F., *TCAD May 2021* 864-877
- Luo, G.**, see Shen, M., *TCAD Sept. 2021* 1850-1863
- Luo, L.**, see Xu, H., *TCAD Nov. 2021* 2237-2250
- Lv, N.**, see Chen, T., *TCAD Dec. 2021* 2431-2444
- Lyu, Y.**, see Qiu, P., *TCAD June 2021* 1130-1143
- Lyu, Y.**, and Mishra, P., Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling; *TCAD July 2021* 1287-1300

## M

- Ma, C.**, see Shen, Z., *TCAD July 2021* 1395-1408
- Ma, C.**, see Sun, Y., *TCAD Dec. 2021* 2495-2507
- Ma, H.**, He, J., Liu, Y., Liu, L., Zhao, Y., and Jin, Y., Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection; *TCAD June 2021* 1077-1089
- Ma, H.**, He, J., Liu, Y., Kuai, J., Li, H., Liu, L., and Zhao, Y., On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive; *TCAD Oct. 2021* 1985-1994
- Ma, S.**, see Wang, X., *TCAD March 2021* 507-520
- Ma, Y.**, see Li, W., *TCAD Nov. 2021* 2331-2344
- Ma, Y.**, see Chen, T., *TCAD Dec. 2021* 2431-2444
- Mack, J.**, Purdy, R., Rockowitz, K., Inouye, M., Richter, E., Valancius, S., Kumbhare, N., Hassan, M.S., Fair, K., Mixer, J., and Akoglu, A., RANC: Reconfigurable Architecture for Neuromorphic Computing; *TCAD Nov. 2021* 2265-2278
- Maheshwari, S.**, Bartlett, V.A., and Kale, I., A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits; *TCAD Aug. 2021* 1721-1725
- Maity, D.K.**, Roy, S.K., and Giri, C., TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs; *TCAD Aug. 2021* 1500-1510
- Maji, S.**, and Koh, C., A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems; *TCAD Nov. 2021* 2386-2399
- Majumdar, R.**, see Urabe, N., *TCAD Sept. 2021* 1934-1946
- Majumder, M.B.**, see Shanta, A.S., *TCAD March 2021* 405-418
- Mak, W.**, see Liao, Y., *TCAD March 2021* 494-506
- Makris, Y.**, see Liu, K., *TCAD Oct. 2021* 2077-2089
- Makris, Y.**, see Reddy, G.R., *TCAD Dec. 2021* 2522-2527
- Malladi, K.T.**, see Gu, P., *TCAD Aug. 2021* 1586-1599
- Manasi, S.D.**, see Sharmin Snigdha, F., *TCAD July 2021* 1423-1436
- Mangiras, D.**, see Stefanidis, A., *TCAD Aug. 2021* 1672-1686
- Mao, J.**, see Chen, L., *TCAD Feb. 2021* 350-363
- Mao, N.**, see Qu, X., *TCAD May 2021* 878-891
- Marakkalage, D.S.**, Testa, E., Rienner, H., Mishchenko, A., Soeken, M., and De Micheli, G., Three-Input Gates for Logic Synthesis; *TCAD Oct. 2021* 2184-2188
- Marchisio, A.**, Mrazek, V., Hanif, M.A., and Shafique, M., DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware; *TCAD Sept. 2021* 1768-1781
- Martorell, F.**, see Vidal-Obiols, A., *TCAD Dec. 2021* 2542-2555
- Maurine, P.**, see Dumont, M., *TCAD April 2021* 680-693
- Maxwell, P.**, see Hapke, F., *TCAD March 2021* 584-597
- Mazumdar, B.**, see Singhal, N., *TCAD June 2021* 1090-1101
- Menezes, M.**, see Canesche, M., *TCAD Aug. 2021* 1600-1612
- Merrett, G.V.**, see Daulby, T., *TCAD March 2021* 444-452
- Meyer, B.H.**, see Onizawa, N., *TCAD April 2021* 655-665
- Miro-Panades, I.**, see Pala, D., *TCAD Aug. 2021* 1559-1572
- Mishchenko, A.**, see Marakkalage, D.S., *TCAD Oct. 2021* 2184-2188
- Mishra, N.**, see Dani, L.M., *TCAD Oct. 2021* 2117-2127
- Mishra, P.**, see Lyu, Y., *TCAD July 2021* 1287-1300
- Mixer, J.**, see Mack, J., *TCAD Nov. 2021* 2265-2278
- Monazzah, A.M.H.**, see Saber-Latibari, J., *TCAD April 2021* 646-654
- Moon, S.**, see Ha, M., *TCAD Jan. 2021* 1-10

**Mrzsek, V.**, see Marchisio, A., *TCAD Sept. 2021 1768-1781*  
**Mu, X.**, see Chen, G., *TCAD July 2021 1489-1494*  
**Mukhopadhyay, D.**, see Saha, A., *TCAD Dec. 2021 2445-2454*  
**Mundy, A.**, see de Prado, M., *TCAD Nov. 2021 2293-2305*

## N

**Nacif, J.A.**, see Canesche, M., *TCAD Aug. 2021 1600-1612*  
**Narayan, A.**, Thonnart, Y., Vivet, P., and Coskun, A.K., PROWAVES: Proactive Runtime Wavelength Selection for Energy-Efficient Photonic NoCs; *TCAD Oct. 2021 2156-2169*  
**Nasser, Y.**, Lorandel, J., Prevotet, J., and Helard, M., RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey; *TCAD March 2021 479-493*  
**Nazemi, M.**, see Dousti, M.J., *TCAD Dec. 2021 2528-2541*  
**Nguyen, T.D.A.**, see Ranjbar, B., *TCAD Oct. 2021 2009-2023*  
**Ni, T.**, Xu, Q., Huang, Z., Liang, H., Yan, A., and Wen, X., A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC; *TCAD Sept. 2021 1952-1956*  
**Nicopoulos, C.**, see Stefanidis, A., *TCAD Aug. 2021 1672-1686*  
**Ning, F.**, see Ou, C., *TCAD June 2021 1052-1062*  
**Ning, J.**, see Zhang, F., *TCAD June 2021 1144-1157*  
**Nishino, K.**, see Onizawa, N., *TCAD April 2021 655-665*  
**Niu, D.**, see Wang, F., *TCAD May 2021 864-877*  
**Niu, D.**, see Gu, P., *TCAD Aug. 2021 1586-1599*

## O

**O'Neill, M.**, see Gu, C., *TCAD June 2021 1183-1196*  
**Onizawa, N.**, Nishino, K., Smithson, S.C., Meyer, B.H., Gross, W.J., Yamagata, H., Fujita, H., and Hanyu, T., A Design Framework for Invertible Logic; *TCAD April 2021 655-665*  
**Orlowski, M.K.**, see An, H., *TCAD March 2021 574-583*  
**Ou, C.**, Lam, S., Sun, D., Zhou, X., Qiao, K., and Wang, Q., SNR-Centric Power Trace Extractors for Side-Channel Attacks; *TCAD April 2021 620-632*  
**Ou, C.**, Lam, S., and Jiang, G., The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks; *TCAD June 2021 1039-1051*  
**Ou, C.**, see Zheng, S., *TCAD June 2021 1117-1129*  
**Ou, C.**, Zhou, X., Lam, S., Zhou, C., and Ning, F., Information Entropy-Based Leakage Profiling; *TCAD June 2021 1052-1062*

## P

**Pala, D.**, Miro-Panades, I., and Sentieys, O., Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems; *TCAD Aug. 2021 1559-1572*  
**Pan, C.**, Hong, Q., and Wang, X., A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory; *TCAD March 2021 521-532*  
**Pan, D.Z.**, see Alawieh, M.B., *TCAD Feb. 2021 373-385*  
**Pan, D.Z.**, see Cai, J., *TCAD March 2021 603-607*  
**Pan, D.Z.**, see Lin, Y., *TCAD April 2021 748-761*  
**Pan, D.Z.**, see Gu, J., *TCAD Sept. 2021 1796-1809*  
**Pan, D.Z.**, see Li, W., *TCAD Nov. 2021 2331-2344*  
**Pan, R.**, Zhang, Z., Li, X., Chakrabarty, K., and Gu, X., Black-Box Test-Cost Reduction Based on Bayesian Network Models; *TCAD Feb. 2021 386-399*  
**Pan, R.**, see Liang, Y., *TCAD Sept. 2021 1782-1795*  
**Pan, W.**, see Jiang, W., *TCAD Oct. 2021 2194-2198*  
**Pande, P.P.**, see Joardar, B.K., *TCAD May 2021 971-984*  
**Park, D.**, see Lee, D., *TCAD Oct. 2021 2142-2155*  
**Pasricha, S.**, see Chittamuru, S.V.R., *TCAD May 2021 850-863*  
**Patnaik, S.**, see Li, H., *TCAD Oct. 2021 1995-2008*  
**Pazos, N.**, see de Prado, M., *TCAD Nov. 2021 2293-2305*  
**Pedram, M.**, see Dousti, M.J., *TCAD Dec. 2021 2528-2541*  
**Peng, C.**, see Shao, H., *TCAD May 2021 957-970*  
**Peng, S.**, see Chen, L., *TCAD Feb. 2021 350-363*

**Peng, X.**, Huang, S., Jiang, H., Lu, A., and Yu, S., DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training; *TCAD Nov. 2021 2306-2319*  
**Petit, J.**, see Vidal-Obiols, A., *TCAD Dec. 2021 2542-2555*  
**Petrosyants, K.O.**, Sambursky, L.M., Kozhukhov, M.V., Ismail-Zade, M.R., Kharitonov, I.A., and Li, B., SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From  $-200^{\circ}\text{C}$  to  $+300^{\circ}\text{C}$ ); *TCAD April 2021 708-722*  
**Petrot, F.**, see Fernandez-Mesa, B., *TCAD July 2021 1450-1463*  
**Pomeranz, I.**, Maximal Independent Fault Set for Gate-Exhaustive Faults; *TCAD March 2021 598-602*  
**Pomeranz, I.**, PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests; *TCAD April 2021 803-807*  
**Pomeranz, I.**, Padding of LFSR Seeds for Reduced Input Test Data Volume; *TCAD May 2021 1004-1008*  
**Pomeranz, I.**, and Amyeen, M.E., Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume; *TCAD Aug. 2021 1711-1720*  
**Pomeranz, I.**, Storage-Based Built-In Self-Test for Gate-Exhaustive Faults; *TCAD Oct. 2021 2189-2193*  
**Pop, P.**, see Liu, C., *TCAD Jan. 2021 115-128*  
**Potluri, S.**, see Kashyap, P., *TCAD June 2021 1217-1229*  
**Potter, J.**, Grover, W.H., and Brisk, P., Dynamic Radial Placement and Routing in Paper Microfluidics; *TCAD Oct. 2021 1971-1984*  
**Prakash, A.**, see Herath, K., *TCAD Dec. 2021 2508-2521*  
**Prevotet, J.**, see Nasser, Y., *TCAD March 2021 479-493*  
**Purdy, R.**, see Mack, J., *TCAD Nov. 2021 2265-2278*

## Q

**Qian, H.**, see Liao, Y., *TCAD Aug. 2021 1662-1671*  
**Qian, W.**, see Sun, Y., *TCAD Dec. 2021 2495-2507*  
**Qiao, F.**, see Xu, H., *TCAD Nov. 2021 2237-2250*  
**Qiao, K.**, see Ou, C., *TCAD April 2021 620-632*  
**Qiao, L.**, see Zhang, W., *TCAD April 2021 666-679*  
**Qin, Q.**, see Zhang, N., *TCAD Sept. 2021 1896-1908*  
**Qin, Z.**, see Xu, Z., *TCAD Feb. 2021 246-259*  
**Qin, Z.**, see Yu, F., *TCAD June 2021 1258-1271*  
**Qiu, P.**, Wang, D., Lyu, Y., Tian, R., Wang, C., and Qu, G., VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX; *TCAD June 2021 1130-1143*  
**Qu, G.**, see Qiu, P., *TCAD June 2021 1130-1143*  
**Qu, X.**, Huang, Z., Xu, Y., Mao, N., Cai, G., and Fang, Z., Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency; *TCAD May 2021 878-891*

## R

**Raghunathan, A.**, see Jain, S., *TCAD Feb. 2021 326-338*  
**Rajski, J.**, see Hapke, F., *TCAD March 2021 584-597*  
**Ran, H.**, Wen, S., Wang, S., Cao, Y., Zhou, P., and Huang, T., Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification; *TCAD Aug. 2021 1701-1710*  
**Rani, K.**, and Kapoor, H.K., Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon; *TCAD April 2021 633-645*  
**Ranjan, A.**, see Vista, J., *TCAD Feb. 2021 364-372*  
**Ranjbar, B.**, Nguyen, T.D.A., Ejlali, A., and Kumar, A., Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multicore Platform; *TCAD Oct. 2021 2009-2023*  
**Reddi, V.J.**, see Leng, J., *TCAD Jan. 2021 171-184*  
**Reddi, V.J.**, see Leng, J., *TCAD June 2021 1272*  
**Reddy, G.R.**, see Liu, K., *TCAD Oct. 2021 2077-2089*  
**Reddy, G.R.**, Xanthopoulos, C., and Makris, Y., On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement; *TCAD Dec. 2021 2522-2527*  
**Ren, H.**, see Lin, Y., *TCAD April 2021 748-761*  
**Ren, K.**, see Xu, G., *TCAD June 2021 1102-1116*

**Ren, K.**, *see* Zhang, F., *TCAD June 2021 1063-1076*  
**Ren, X.**, *see* Zhang, F., *TCAD June 2021 1063-1076*  
**Richter, E.**, *see* Mack, J., *TCAD Nov. 2021 2265-2278*  
**Riener, H.**, *see* Marakkalage, D.S., *TCAD Oct. 2021 2184-2188*  
**Riente, F.**, *see* Garlando, U., *TCAD March 2021 467-478*  
**Rockowitz, K.**, *see* Mack, J., *TCAD Nov. 2021 2265-2278*  
**Rose, G.S.**, *see* Shanta, A.S., *TCAD March 2021 405-418*  
**Rout, S.S.**, Deb, S., and Basu, K., WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip; *TCAD Nov. 2021 2372-2385*  
**Roy, K.**, *see* Jain, S., *TCAD Feb. 2021 326-338*  
**Roy, S.K.**, *see* Maity, D.K., *TCAD Aug. 2021 1500-1510*

## S

**Saber-Latibari, J.**, Ansari, M., Gohari-Nazari, P., Yari-Karin, S., Monazzah, A.M.H., and Ejlali, A., READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems; *TCAD April 2021 646-654*  
**Sadiqbacha, S.**, Zhang, J., Zhao, H., Amrouch, H., Henkel, J., and Tan, S.X., Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging; *TCAD April 2021 694-707*  
**Saeed, R.**, *see* de Prado, M., *TCAD Nov. 2021 2293-2305*  
**Saha, A.**, Banerjee, H., Chakraborty, R.S., and Mukhopadhyay, D., ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking; *TCAD Dec. 2021 2445-2454*  
**Sahoo, S.S.**, *see* Baranwal, A.R., *TCAD Sept. 2021 1754-1767*  
**Sambursky, L.M.**, *see* Petrosyants, K.O., *TCAD April 2021 708-722*  
**San Miguel, J.**, *see* Hemmat, M., *TCAD Oct. 2021 2090-2103*  
**Santikellur, P.**, and Chakraborty, R.S., A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants; *TCAD June 2021 1197-1206*  
**Sanyal, S.**, da Costa, A.A.B., and Dasgupta, P., Recurrence in Dense-Time AMS Assertions; *TCAD Nov. 2021 2416-2420*  
**Sapatnekar, S.S.**, *see* Sharmin Snigdha, F., *TCAD July 2021 1423-1436*  
**Saurabh, S.**, *see* Shashank Ram, O.V.S., *TCAD April 2021 723-734*  
**Savanth, A.**, *see* Daulby, T., *TCAD March 2021 444-452*  
**Savidis, I.**, *see* Juretus, K., *TCAD Jan. 2021 11-23*  
**Savidis, I.**, *see* Juretus, K., *TCAD Jan. 2021 38-51*  
**Sayed, A.**, *see* Leonhard, J., *TCAD May 2021 822-835*  
**Schlichtmann, U.**, *see* Liu, C., *TCAD Jan. 2021 115-128*  
**Sedef, H.**, *see* Aksoy, L., *TCAD Oct. 2021 2036-2048*  
**Sengupta, A.**, *see* Jain, S., *TCAD Feb. 2021 326-338*  
**Sengupta, A.**, *see* Hu, W., *TCAD June 2021 1010-1038*  
**Senhadji-Navarro, R.**, and Garcia-Vargas, I., Methodology for Distributed-ROM-Based Implementation of Finite State Machines; *TCAD Nov. 2021 2411-2415*  
**Sentieys, O.**, *see* Pala, D., *TCAD Aug. 2021 1559-1572*  
**Shafique, M.**, *see* Marchisio, A., *TCAD Sept. 2021 1768-1781*  
**Shan, J.**, Lazarescu, M.T., Cortadella, J., Lavagno, L., and Casu, M.R., CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms; *TCAD Feb. 2021 301-314*  
**Shanta, A.S.**, Majumder, M.B., Hasan, M.S., and Rose, G.S., Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications; *TCAD March 2021 405-418*  
**Shao, H.**, Peng, C., Wu, J., Lin, C., Fang, S., Tsai, P., and Liu, Y., From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach; *TCAD May 2021 957-970*  
**Shao, J.**, *see* Zhang, F., *TCAD June 2021 1144-1157*  
**Shao, Z.**, *see* Shen, Z., *TCAD July 2021 1395-1408*  
**Sharma, N.**, *see* Vineesh, V.S., *TCAD May 2021 985-998*  
**Sharmin Snigdha, F.**, Manasi, S.D., Hu, J., and Sapatnekar, S.S., SeFact2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds; *TCAD July 2021 1423-1436*  
**Shashank Ram, O.V.S.**, and Saurabh, S., Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning; *TCAD April 2021 723-734*

**Shayan, M.**, Bhattacharjee, S., Wille, R., Chakraborty, K., and Karri, R., How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?; *TCAD Jan. 2021 143-156*  
**She, X.**, *see* Zhang, R., *TCAD Oct. 2021 2024-2035*  
**Shen, C.C.**, *see* Yu, T., *TCAD Nov. 2021 2345-2356*  
**Shen, M.**, Luo, G., and Xiao, N., Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs; *TCAD Sept. 2021 1850-1863*  
**Shen, Z.**, *see* Zhang, H., *TCAD Feb. 2021 274-286*  
**Shen, Z.**, Han, L., Ma, C., Jia, Z., Li, T., and Shao, Z., Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID; *TCAD July 2021 1395-1408*  
**Shen, Z.**, *see* Zhang, R., *TCAD Oct. 2021 2024-2035*  
**Sheng, H.**, *see* Yu, T., *TCAD Nov. 2021 2345-2356*  
**Shi, C.**, *see* Wang, Y., *TCAD May 2021 918-930*  
**Shi, L.**, *see* Liang, Y., *TCAD Sept. 2021 1782-1795*  
**Shih, W.**, *see* Dharamjeet, ., *TCAD Dec. 2021 2455-2466*  
**Shinde, R.**, *see* Vineesh, V.S., *TCAD May 2021 985-998*  
**Shintani, M.**, *see* Ahmed, F., *TCAD Aug. 2021 1626-1639*  
**Sinanoglu, O.**, *see* Limaye, N., *TCAD Sept. 2021 1740-1753*  
**Sinanoglu, O.**, *see* Li, H., *TCAD Oct. 2021 1995-2008*  
**Singh, V.**, *see* Vineesh, V.S., *TCAD May 2021 985-998*  
**Singhal, N.**, Joshi, P., and Mazumdar, B., Entropy Reduction Model for Pinpointing Differential Fault Analysis on SIMON and SIMECK Ciphers; *TCAD June 2021 1090-1101*  
**Sinha, S.**, *see* Lin, Z., *TCAD Nov. 2021 2279-2292*  
**Smithson, S.C.**, *see* Onizawa, N., *TCAD April 2021 655-665*  
**Soeken, M.**, *see* Marakkalage, D.S., *TCAD Oct. 2021 2184-2188*  
**Song, L.**, *see* Wang, C., *TCAD April 2021 762-775*  
**Song, W.**, *see* Fu, Y., *TCAD Oct. 2021 1957-1970*  
**Song, X.**, *see* Chen, G., *TCAD July 2021 1489-1494*  
**Song, X.**, *see* Wang, Z., *TCAD Nov. 2021 2357-2371*  
**Song, Z.**, Sun, Y., Chen, L., Li, T., Jing, N., Liang, X., and Jiang, L., ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator; *TCAD Jan. 2021 129-142*  
**Sotiriadis, P.P.**, *see* Baxeavanakis, D., *TCAD Jan. 2021 157-170*  
**Sotiriadis, P.P.**, Adamopoulos, C.G., Baxeavanakis, D., Zarkos, P.G., and Vasiliou, I., RF Switched-Capacitor Power Amplifier Modeling; *TCAD Aug. 2021 1525-1530*  
**Sri Vatsavai, S.**, *see* Chittamuru, S.V.R., *TCAD May 2021 850-863*  
**Srikanthan, T.**, *see* Herath, K., *TCAD Dec. 2021 2508-2521*  
**Srivastava, A.**, *see* Chakraborty, A., *TCAD April 2021 608-619*  
**Srivastava, A.**, *see* Zuzak, M., *TCAD Aug. 2021 1531-1544*  
**Stefanidis, A.**, Mangiras, D., Nicopoulos, C., Chinnery, D., and Dimitrakopoulos, G., Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization; *TCAD Aug. 2021 1672-1686*  
**Stratigopoulos, H.**, *see* Leonhard, J., *TCAD May 2021 822-835*  
**Su, Z.**, *see* Wu, H., *TCAD Nov. 2021 2421-2425*  
**Sun, D.**, *see* Ou, C., *TCAD April 2021 620-632*  
**Sun, F.**, *see* Hsu, C., *TCAD March 2021 533-546*  
**Sun, G.**, *see* Wang, F., *TCAD May 2021 864-877*  
**Sun, J.**, *see* Zhang, F., *TCAD June 2021 1144-1157*  
**Sun, Q.**, *see* Li, W., *TCAD Nov. 2021 2331-2344*  
**Sun, Y.**, *see* Song, Z., *TCAD Jan. 2021 129-142*  
**Sun, Y.**, Ma, C., Li, Z., Zhao, Y., Jiang, J., Qian, W., Yang, R., He, Z., and Jiang, L., Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing; *TCAD Dec. 2021 2495-2507*  
**Sun, Z.**, *see* Chen, L., *TCAD Feb. 2021 350-363*

## T

**Tabery, C.**, *see* Yang, H., *TCAD July 2021 1464-1475*  
**Tai, P.H.**, *see* Yu, T., *TCAD Nov. 2021 2345-2356*  
**Takagi, K.**, *see* Kou, M., *TCAD Nov. 2021 2251-2264*  
**Tan, B.**, Elnaggar, R., Fung, J.M., Karri, R., and Chakraborty, K., Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip; *TCAD June 2021 1158-1171*

- Tan, B.**, *see* Liu, K., *TCAD June 2021 1244-1257*
- Tan, B.**, *see* Liu, K., *TCAD Oct. 2021 2077-2089*
- Tan, J.**, *see* Zhou, B., *TCAD Jan. 2021 24-37*
- Tan, L.**, *see* Wang, C., *TCAD July 2021 1495-1499*
- Tan, S.X.**, *see* Wang, X., *TCAD March 2021 507-520*
- Tan, S.X.**, *see* Sadiqbatcha, S., *TCAD April 2021 694-707*
- Tan, S.X.-.**, *see* Chen, L., *TCAD Feb. 2021 350-363*
- Tan, Y.**, *see* Yang, C., *TCAD July 2021 1367-1380*
- Tan, Y.**, *see* Zhang, R., *TCAD Oct. 2021 2024-2035*
- Tang, J.**, *see* Liao, Y., *TCAD Aug. 2021 1662-1671*
- Tang, M.**, *see* Chen, L., *TCAD Feb. 2021 350-363*
- Tang, T.**, *see* Lin, J., *TCAD Oct. 2021 2049-2062*
- Tao, Y.**, *see* Cai, J., *TCAD March 2021 603-607*
- Testa, E.**, *see* Marakkalage, D.S., *TCAD Oct. 2021 2184-2188*
- Thakkar, I.G.**, *see* Chittamuru, S.V.R., *TCAD May 2021 850-863*
- Thonnart, Y.**, *see* Narayan, A., *TCAD Oct. 2021 2156-2169*
- Tian, R.**, *see* Qiu, P., *TCAD June 2021 1130-1143*
- Tong, W.**, *see* Wang, C., *TCAD April 2021 762-775*
- Torres, F.S.**, *see* Canesche, M., *TCAD Aug. 2021 1600-1612*
- Tsai, P.**, *see* Shao, H., *TCAD May 2021 957-970*
- Tu, C.**, *see* Lim, W.S., *TCAD Nov. 2021 2224-2236*
- Tu, L.**, *see* Wang, J., *TCAD Aug. 2021 1613-1625*
- U**
- Ugranli, F.**, *see* Alaybeyoglu, E., *TCAD Nov. 2021 2199-2210*
- Ullah, S.**, *see* Baranwal, A.R., *TCAD Sept. 2021 1754-1767*
- Unlu, M.S.**, *see* Zhou, B., *TCAD Jan. 2021 24-37*
- Urabe, N.**, and Majumdar, R., Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems; *TCAD Sept. 2021 1934-1946*
- Uysal, N.**, *see* Zhang, B., *TCAD May 2021 836-849*
- V**
- Valancius, S.**, *see* Mack, J., *TCAD Nov. 2021 2265-2278*
- Vassiliou, I.**, *see* Sotiriadis, P.P., *TCAD Aug. 2021 1525-1530*
- Vayssade, T.**, Azais, F., Latorre, L., and Lefevre, F., Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Undersampled Acquisition; *TCAD Nov. 2021 2400-2410*
- Venkataraman, S.**, *see* Hapke, F., *TCAD March 2021 584-597*
- Vidal-Obiols, A.**, Cortadella, J., Petit, J., Galceran-Oms, M., and Martorell, F., Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods; *TCAD Dec. 2021 2542-2555*
- Vigil, K.**, *see* Zhou, B., *TCAD Jan. 2021 24-37*
- Vineesh, V.S.**, Kumar, B., Shinde, R., Sharma, N., Fujita, M., and Singh, V., Enhanced Design Debugging With Assistance From Guidance-Based Model Checking; *TCAD May 2021 985-998*
- Vista, J.**, and Ranjan, A., Flux Controlled Floating Memristor Employing VDTA: Incremental or Decremental Operation; *TCAD Feb. 2021 364-372*
- Vivet, P.**, *see* Narayan, A., *TCAD Oct. 2021 2156-2169*
- W**
- Wan, J.**, *see* Liu, W., *TCAD Jan. 2021 66-77*
- Wang, C.**, Feng, D., Tong, W., Hua, Y., Liu, J., Wu, B., Zhao, W., Song, L., Zhang, Y., Xu, J., Wei, X., and Chen, Y., Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory; *TCAD April 2021 762-775*
- Wang, C.**, *see* Qiu, P., *TCAD June 2021 1130-1143*
- Wang, C.**, Jin, L., Gong, L., Xu, C., Hu, Y., Tan, L., and Zhou, X., Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine; *TCAD July 2021 1495-1499*
- Wang, C.**, *see* Zhang, R., *TCAD Oct. 2021 2024-2035*
- Wang, D.**, *see* Qiu, P., *TCAD June 2021 1130-1143*
- Wang, D.**, *see* Yu, F., *TCAD June 2021 1258-1271*
- Wang, F.**, Luo, G., Sun, G., Zhang, J., Kang, J., Wang, Y., Niu, D., and Zheng, H., STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization; *TCAD May 2021 864-877*
- Wang, G.**, *see* Zhang, Y., *TCAD Feb. 2021 287-300*
- Wang, H.**, *see* Wang, Z., *TCAD Nov. 2021 2357-2371*
- Wang, J.**, Kang, Y., Wu, W., Xing, G., and Tu, L., DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs; *TCAD Aug. 2021 1613-1625*
- Wang, J.**, and Ye, Y., Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs; *TCAD Sept. 2021 1836-1849*
- Wang, L.**, *see* Kahng, A.B., *TCAD March 2021 547-559*
- Wang, L.**, *see* Wu, Y., *TCAD Oct. 2021 2170-2183*
- Wang, Q.**, *see* Ou, C., *TCAD April 2021 620-632*
- Wang, S.**, Zhou, Y., Zhou, J., Wu, F., and Xie, C., An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs; *TCAD March 2021 430-443*
- Wang, S.**, *see* Cai, J., *TCAD March 2021 603-607*
- Wang, S.**, *see* Zhang, L., *TCAD June 2021 1207-1216*
- Wang, S.**, *see* Ran, H., *TCAD Aug. 2021 1701-1710*
- Wang, T.**, *see* Chen, G., *TCAD July 2021 1489-1494*
- Wang, X.**, Ma, S., Tan, S.X., Cook, C., Chen, L., Yang, J., and Yu, W., Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution; *TCAD March 2021 507-520*
- Wang, X.**, *see* Pan, C., *TCAD March 2021 521-532*
- Wang, X.**, *see* Wu, Y., *TCAD Oct. 2021 2170-2183*
- Wang, Y.**, *see* Wang, F., *TCAD May 2021 864-877*
- Wang, Y.**, Shi, C., Cheng, L., Li, H., and Li, X., An Edge 3D CNN Accelerator for Low-Power Activity Recognition; *TCAD May 2021 918-930*
- Wang, Y.**, *see* Wang, Y., *TCAD May 2021 918-930*
- Wang, Y.**, *see* Gu, C., *TCAD June 2021 1183-1196*
- Wang, Y.**, *see* Lin, J., *TCAD Oct. 2021 2049-2062*
- Wang, Z.**, Xu, J., Feng, J., Chen, S., Chen, X., and Zhang, J., Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition; *TCAD Jan. 2021 101-114*
- Wang, Z.**, *see* Wang, Z., *TCAD Jan. 2021 101-114*
- Wang, Z.**, *see* Zhang, L., *TCAD June 2021 1207-1216*
- Wang, Z.**, Song, X., Cheng, L., and Wang, H., Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems; *TCAD Nov. 2021 2357-2371*
- Wang, Z.**, *see* Wu, H., *TCAD Nov. 2021 2421-2425*
- Wassal, A.G.**, Ibrahim, A.M., and AboElHassan, A., Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution; *TCAD Feb. 2021 315-325*
- Weddell, A.S.**, *see* Daulby, T., *TCAD March 2021 444-452*
- Wei, Q.**, *see* Xu, H., *TCAD Nov. 2021 2237-2250*
- Wei, S.**, *see* Zhang, N., *TCAD Sept. 2021 1896-1908*
- Wei, S.**, *see* Wu, Y., *TCAD Oct. 2021 2170-2183*
- Wei, S.**, *see* Wu, H., *TCAD Nov. 2021 2421-2425*
- Wei, T.**, *see* Zhang, X., *TCAD Nov. 2021 2211-2223*
- Wei, X.**, *see* Wang, C., *TCAD April 2021 762-775*
- Wen, C.**, *see* Lin, J., *TCAD Oct. 2021 2049-2062*
- Wen, S.**, Chen, J., Wu, Y., Yan, Z., Cao, Y., Yang, Y., and Huang, T., CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network; *TCAD Aug. 2021 1640-1647*
- Wen, S.**, *see* Ran, H., *TCAD Aug. 2021 1701-1710*
- Wen, X.**, *see* Ni, T., *TCAD Sept. 2021 1952-1956*
- Wille, R.**, *see* Shayan, M., *TCAD Jan. 2021 143-156*
- Wille, R.**, *see* Fink, G., *TCAD Feb. 2021 339-349*
- Wille, R.**, *see* Deb, A., *TCAD Sept. 2021 1825-1835*
- Wille, R.**, *see* Burgholzer, L., *TCAD Sept. 2021 1810-1824*
- Wong, M.D.F.**, *see* Huang, T., *TCAD April 2021 776-789*
- Wong, M.D.F.**, *see* Huang, T., *TCAD Aug. 2021 1687-1700*
- Wu, B.**, *see* Wang, C., *TCAD April 2021 762-775*
- Wu, C.**, *see* Lim, W.S., *TCAD Nov. 2021 2224-2236*
- Wu, C.**, *see* Dharamjeet, ., *TCAD Dec. 2021 2455-2466*
- Wu, F.**, *see* Liu, W., *TCAD Jan. 2021 66-77*
- Wu, F.**, *see* Wang, S., *TCAD March 2021 430-443*
- Wu, F.**, *see* Zhou, Y., *TCAD July 2021 1354-1366*
- Wu, H.**, *see* Liao, Y., *TCAD Aug. 2021 1662-1671*

- Wu, H.**, Su, Z., Zhang, J., Wei, S., Wang, Z., and Chen, H., A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools; *TCAD Nov. 2021 2421-2425*
- Wu, J.**, see Shao, H., *TCAD May 2021 957-970*
- Wu, K.**, see Jiang, Y., *TCAD Feb. 2021 400-404*
- Wu, S.**, Lin, K., and Chang, L., Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs; *TCAD Jan. 2021 87-100*
- Wu, W.**, see Wang, J., *TCAD Aug. 2021 1613-1625*
- Wu, Y.**, see Wen, S., *TCAD Aug. 2021 1640-1647*
- Wu, Y.**, Wang, L., Wang, X., Han, J., Yin, S., Wei, S., and Liu, L., A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs ; *TCAD Oct. 2021 2170-2183*
- Wu, Y.**, see Chen, J., *TCAD Oct. 2021 2128-2141*

## X

- Xanthopoulos, C.**, see Reddy, G.R., *TCAD Dec. 2021 2522-2527*
- Xia, J.**, see Zhang, X., *TCAD Nov. 2021 2211-2223*
- Xiao, C.**, see Li, M., *TCAD Feb. 2021 260-273*
- Xiao, N.**, see Chen, Z., *TCAD July 2021 1340-1353*
- Xiao, N.**, see Shen, M., *TCAD Sept. 2021 1850-1863*
- Xiao, S.**, Liu, W., Lin, J., and Yu, Z., A Data-Driven Asynchronous Neural Network Accelerator; *TCAD Sept. 2021 1874-1886*
- Xie, C.**, see Liu, W., *TCAD Jan. 2021 66-77*
- Xie, C.**, see Wang, S., *TCAD March 2021 430-443*
- Xie, C.**, see Zhou, Y., *TCAD July 2021 1354-1366*
- Xie, J.**, see Liang, Y., *TCAD Aug. 2021 1648-1661*
- Xie, Q.**, see Dousti, M.J., *TCAD Dec. 2021 2528-2541*
- Xie, X.**, see Gu, P., *TCAD Aug. 2021 1586-1599*
- Xie, Y.**, see Hu, X., *TCAD June 2021 1230-1243*
- Xie, Y.**, see Gu, P., *TCAD Aug. 2021 1586-1599*
- Xie, Y.**, see Lin, J., *TCAD Oct. 2021 2049-2062*
- Xing, F.**, see Jiang, W., *TCAD Sept. 2021 1864-1873*
- Xing, G.**, see Wang, J., *TCAD Aug. 2021 1613-1625*
- Xing, X.**, see Zhang, L., *TCAD June 2021 1207-1216*
- Xu, B.**, see Kahng, A.B., *TCAD March 2021 547-559*
- Xu, C.**, see Wang, C., *TCAD July 2021 1495-1499*
- Xu, G.**, Zhang, F., Yang, B., Zhao, X., He, W., and Ren, K., Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers; *TCAD June 2021 1102-1116*
- Xu, H.**, Li, Z., Li, Z., Fan, D., Qiao, F., Wei, Q., Luo, L., Liu, X., and Yang, H., Reducing SRAM Reading Power With Column Data Segment and Weights Correlation Enhancement for CNN Processing ; *TCAD Nov. 2021 2237-2250*
- Xu, J.**, see Wang, Z., *TCAD Jan. 2021 101-114*
- Xu, J.**, see Wang, C., *TCAD April 2021 762-775*
- Xu, J.**, see Chen, X., *TCAD July 2021 1409-1422*
- Xu, Q.**, see Ni, T., *TCAD Sept. 2021 1952-1956*
- Xu, Y.**, see Qu, X., *TCAD May 2021 878-891*
- Xu, Z.**, Yu, F., Qin, Z., Liu, C., and Chen, X., DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications; *TCAD Feb. 2021 246-259*
- Xue, C.J.**, see Liang, Y., *TCAD Sept. 2021 1782-1795*
- Xue, R.**, see Dai, Y., *TCAD March 2021 453-466*

## Y

- Yamagata, H.**, see Onizawa, N., *TCAD April 2021 655-665*
- Yan, A.**, see Ni, T., *TCAD Sept. 2021 1952-1956*
- Yan, C.**, see Cai, J., *TCAD March 2021 603-607*
- Yan, J.**, Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits; *TCAD May 2021 945-956*
- Yan, Z.**, see Wen, S., *TCAD Aug. 2021 1640-1647*
- Yang, B.**, see Xu, G., *TCAD June 2021 1102-1116*
- Yang, B.**, see Zhang, F., *TCAD June 2021 1063-1076*
- Yang, B.**, see Zhang, F., *TCAD June 2021 1063-1076*
- Yang, B.**, see Zhang, N., *TCAD Sept. 2021 1896-1908*
- Yang, C.**, see Liu, W., *TCAD Jan. 2021 66-77*

- Yang, C.**, Huang, P., Lin, Y., Dong, J., Liu, D., Tan, Y., and Liang, L., Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Nonvolatile Memories; *TCAD July 2021 1367-1380*
- Yang, C.**, see Hosseini, F.S., *TCAD Aug. 2021 1545-1558*
- Yang, C.**, see Zhang, R., *TCAD Oct. 2021 2024-2035*
- Yang, F.**, see Jiang, Y., *TCAD July 2021 1476-1488*
- Yang, G.**, see Chen, G., *TCAD July 2021 1489-1494*
- Yang, H.**, Li, S., Tabery, C., Lin, B., and Yu, B., Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning; *TCAD July 2021 1464-1475*
- Yang, H.**, see Li, H., *TCAD Oct. 2021 1995-2008*
- Yang, H.**, see Xu, H., *TCAD Nov. 2021 2237-2250*
- Yang, J.**, see Wang, X., *TCAD March 2021 507-520*
- Yang, J.**, see Guo, J., *TCAD May 2021 931-944*
- Yang, L.**, see Li, M., *TCAD Feb. 2021 260-273*
- Yang, L.**, see Chen, P., *TCAD July 2021 1381-1394*
- Yang, L.T.**, see Cui, J., *TCAD Jan. 2021 52-65*
- Yang, M.**, see Chen, S., *TCAD Feb. 2021 218-231*
- Yang, Q.**, see Zhong, Z., *TCAD Jan. 2021 185-198*
- Yang, R.**, see Sun, Y., *TCAD Dec. 2021 2495-2507*
- Yang, X.**, Li, J., Liu, X., Liu, C., Huang, K., and Hou, B., An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching; *TCAD Feb. 2021 205-217*
- Yang, Y.**, see Wen, S., *TCAD Aug. 2021 1640-1647*
- Yao, H.**, see Liu, C., *TCAD Jan. 2021 115-128*
- Yao, H.**, see Kou, M., *TCAD Nov. 2021 2251-2264*
- Yao, P.**, see Liao, Y., *TCAD Aug. 2021 1662-1671*
- Yari-Karin, S.**, see Saber-Latibari, J., *TCAD April 2021 646-654*
- Ye, F.**, see Liu, M., *TCAD Sept. 2021 1920-1933*
- Ye, J.**, see Hu, X., *TCAD June 2021 1230-1243*
- Ye, Y.**, see Zhang, W., *TCAD Jan. 2021 199-203*
- Ye, Y.**, see Wang, J., *TCAD Sept. 2021 1836-1849*
- Yi, Y.**, see An, H., *TCAD March 2021 574-583*
- Yin, S.**, see Zhang, N., *TCAD Sept. 2021 1896-1908*
- Yin, S.**, see Wu, Y., *TCAD Oct. 2021 2170-2183*
- Ying, Z.**, see Gu, J., *TCAD Sept. 2021 1796-1809*
- Young, E.F.Y.**, see Li, H., *TCAD Oct. 2021 1995-2008*
- Yu, B.**, see Jiang, Y., *TCAD July 2021 1476-1488*
- Yu, B.**, see Chen, T., *TCAD July 2021 1273-1286*
- Yu, B.**, see Yang, H., *TCAD July 2021 1464-1475*
- Yu, B.**, see Li, H., *TCAD Oct. 2021 1995-2008*
- Yu, B.**, see Li, W., *TCAD Nov. 2021 2331-2344*
- Yu, F.**, see Xu, Z., *TCAD Feb. 2021 246-259*
- Yu, F.**, Qin, Z., Liu, C., Wang, D., and Chen, X., REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems; *TCAD June 2021 1258-1271*
- Yu, S.**, see Gu, C., *TCAD June 2021 1183-1196*
- Yu, S.**, see Peng, X., *TCAD Nov. 2021 2306-2319*
- Yu, T.**, Fang, S., Chiu, H., Hu, K., Tai, P.H., Shen, C.C., and Sheng, H., Pin Accessibility Prediction and Optimization With Deep-Learning-Based Pin Pattern Recognition; *TCAD Nov. 2021 2345-2356*
- Yu, W.**, see Wang, X., *TCAD March 2021 507-520*
- Yu, W.**, see Li, L., *TCAD July 2021 1437-1449*
- Yu, Z.**, see Xiao, S., *TCAD Sept. 2021 1874-1886*

## Z

- Zang, S.**, see Zheng, S., *TCAD June 2021 1117-1129*
- Zarkos, P.G.**, see Sotiriadis, P.P., *TCAD Aug. 2021 1525-1530*
- Zeng, H.**, see Huang, J., *TCAD Dec. 2021 2481-2494*
- Zeng, J.**, see Kou, M., *TCAD Nov. 2021 2251-2264*
- Zeng, X.**, see Cai, J., *TCAD March 2021 603-607*
- Zeng, X.**, see Jiang, Y., *TCAD July 2021 1476-1488*
- Zhan, J.**, see Jiang, W., *TCAD Oct. 2021 2194-2198*
- Zhang, B.**, Uysal, N., and Ewetz, R., Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays ; *TCAD May 2021 836-849*

- Zhang, C.**, *see* Fu, Y., *TCAD Oct. 2021 1957-1970*
- Zhang, F.**, *see* Xu, G., *TCAD June 2021 1102-1116*
- Zhang, F.**, Yang, B., Yang, B., Zhang, Y., Ren, X., Bhasin, S., and Ren, K., Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level; *TCAD June 2021 1063-1076*
- Zhang, F.**, Liang, Z., Zuo, C., Shao, J., Ning, J., Sun, J., Liu, J.K., and Bao, Y., hPRESS: A Hardware-Enhanced Proxy Re-Encryption Scheme Using Secure Enclave; *TCAD June 2021 1144-1157*
- Zhang, H.**, Liu, K., Zhao, M., Shen, Z., Cai, X., and Jia, Z., Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs; *TCAD Feb. 2021 274-286*
- Zhang, H.**, Fujita, M., Cheng, C., and Jiang, J.R., SAT-Based On-Track Bus Routing; *TCAD April 2021 735-747*
- Zhang, J.**, *see* Wang, Z., *TCAD Jan. 2021 101-114*
- Zhang, J.**, *see* Sadiqbatcha, S., *TCAD April 2021 694-707*
- Zhang, J.**, *see* Wang, F., *TCAD May 2021 864-877*
- Zhang, J.**, *see* Chen, X., *TCAD July 2021 1409-1422*
- Zhang, J.**, *see* Wu, H., *TCAD Nov. 2021 2421-2425*
- Zhang, K.**, *see* Jiang, W., *TCAD Sept. 2021 1864-1873*
- Zhang, L.**, Xing, X., Fan, J., Wang, Z., and Wang, S., Multilabel Deep Learning-Based Side-Channel Attack; *TCAD June 2021 1207-1216*
- Zhang, L.**, *see* Liao, T., *TCAD Aug. 2021 1511-1524*
- Zhang, L.**, *see* Li, W., *TCAD Nov. 2021 2331-2344*
- Zhang, M.**, *see* Liu, W., *TCAD Jan. 2021 66-77*
- Zhang, N.**, Qin, Q., Hou, Z., Yang, B., Yin, S., Wei, S., and Liu, L., Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model; *TCAD Sept. 2021 1896-1908*
- Zhang, R.**, *see* Dai, Y., *TCAD March 2021 453-466*
- Zhang, R.**, Liu, D., Shen, Z., She, X., Yang, C., Chen, X., Tan, Y., and Wang, C., Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory; *TCAD Oct. 2021 2024-2035*
- Zhang, W.**, and Ye, Y., A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs; *TCAD Jan. 2021 199-203*
- Zhang, W.**, Qiao, L., Hsu, W., Cui, Y., Jiang, M., and Luo, G., FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction; *TCAD April 2021 666-679*
- Zhang, W.**, *see* Liao, Y., *TCAD Aug. 2021 1662-1671*
- Zhang, W.**, *see* Lin, Z., *TCAD Nov. 2021 2279-2292*
- Zhang, X.**, *see* Cao, W., *TCAD May 2021 808-821*
- Zhang, X.**, Hu, M., Xia, J., Wei, T., Chen, M., and Hu, S., Efficient Federated Learning for Cloud-Based AIoT Applications; *TCAD Nov. 2021 2211-2223*
- Zhang, Y.**, Energy-Aware Mixed-criticality Sporadic Task Scheduling Algorithm; *TCAD Jan. 2021 78-86*
- Zhang, Y.**, He, G., Wang, G., and Li, Y., Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel; *TCAD Feb. 2021 287-300*
- Zhang, Y.**, *see* Wang, C., *TCAD April 2021 762-775*
- Zhang, Y.**, *see* Zhang, F., *TCAD June 2021 1063-1076*
- Zhang, Y.**, *see* Chen, Z., *TCAD July 2021 1340-1353*
- Zhang, Z.**, *see* Pan, R., *TCAD Feb. 2021 386-399*
- Zhang, Z.**, *see* Alawieh, M.B., *TCAD Feb. 2021 373-385*
- Zhang, Z.**, *see* Jiang, W., *TCAD Sept. 2021 1864-1873*
- Zhao, H.**, *see* Sadiqbatcha, S., *TCAD April 2021 694-707*
- Zhao, M.**, *see* Zhang, H., *TCAD Feb. 2021 274-286*
- Zhao, W.**, *see* Wang, C., *TCAD April 2021 762-775*
- Zhao, X.**, *see* Gan, P., *TCAD June 2021 1172-1182*
- Zhao, X.**, *see* Xu, G., *TCAD June 2021 1102-1116*
- Zhao, Y.**, *see* Hu, X., *TCAD June 2021 1230-1243*
- Zhao, Y.**, *see* Ma, H., *TCAD June 2021 1077-1089*
- Zhao, Y.**, *see* Ma, H., *TCAD Oct. 2021 1985-1994*
- Zhao, Y.**, *see* Sun, Y., *TCAD Dec. 2021 2495-2507*
- Zhao, Z.**, *see* Gu, J., *TCAD Sept. 2021 1796-1809*
- Zheng, H.**, *see* Wang, F., *TCAD May 2021 864-877*
- Zheng, H.**, *see* Gu, P., *TCAD Aug. 2021 1586-1599*
- Zheng, S.**, Liu, X., Zang, S., Deng, Y., Huang, D., and Ou, C., A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard; *TCAD June 2021 1117-1129*
- Zhong, Z.**, Li, G., Yang, Q., and Chakrabarty, K., Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism; *TCAD Jan. 2021 185-198*
- Zhong, Z.**, Liang, T., and Chakrabarty, K., Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling; *TCAD Oct. 2021 2063-2076*
- Zhou, B.**, Aksoylar, A., Vigil, K., Adato, R., Tan, J., Goldberg, B., Unlu, M.S., and Joshi, A., Hardware Trojan Detection Using Backside Optical Imaging; *TCAD Jan. 2021 24-37*
- Zhou, C.**, *see* Zhou, Q., *TCAD Feb. 2021 232-245*
- Zhou, C.**, *see* Ou, C., *TCAD June 2021 1052-1062*
- Zhou, D.**, *see* Jiang, Y., *TCAD July 2021 1476-1488*
- Zhou, J.**, *see* Wang, S., *TCAD March 2021 430-443*
- Zhou, M.**, *see* Fu, Y., *TCAD Oct. 2021 1957-1970*
- Zhou, P.**, *see* Ran, H., *TCAD Aug. 2021 1701-1710*
- Zhou, Q.**, Li, G., Zhou, C., and Li, J., Limited Busy Periods in Response Time Analysis for Tasks Under Global EDF Scheduling; *TCAD Feb. 2021 232-245*
- Zhou, X.**, *see* Ou, C., *TCAD April 2021 620-632*
- Zhou, X.**, *see* Ou, C., *TCAD June 2021 1052-1062*
- Zhou, X.**, *see* Wang, C., *TCAD July 2021 1495-1499*
- Zhou, Y.**, *see* Wang, S., *TCAD March 2021 430-443*
- Zhou, Y.**, Wu, F., Huang, W., and Xie, C., LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs; *TCAD July 2021 1354-1366*
- Zu, Y.**, *see* Leng, J., *TCAD Jan. 2021 171-184*
- Zu, Y.**, *see* Leng, J., *TCAD June 2021 1272*
- Zuo, C.**, *see* Zhang, F., *TCAD June 2021 1144-1157*
- Zuo, P.**, *see* Hu, X., *TCAD June 2021 1230-1243*
- Zuzak, M.**, Liu, Y., and Srivastava, A., Trace Logic Locking: Improving the Parametric Space of Logic Locking; *TCAD Aug. 2021 1531-1544*

## Subject Index A

### Adders

A Formal Proof of PG Recurrence Equations of Parallel Adders. *Chen, G.*, +, *TCAD July 2021 1489-1494*

Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model. *Zhang, N.*, +, *TCAD Sept. 2021 1896-1908*

### Additives

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A.*, +, *TCAD Dec. 2021 2445-2454*

### Aging

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H.*, +, *TCAD July 2021 1315-1326*

Storage-Based Built-In Self-Test for Gate-Exhaustive Faults. *Pomeranz, I.*, *TCAD Oct. 2021 2189-2193*

### AI chips

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*

nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P.*, +, *TCAD Aug. 2021 1573-1585*

OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. *Liang, Y.*, +, *TCAD Aug. 2021 1648-1661*

### Analog circuits

A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H.*, +, *TCAD Dec. 2021 2556-2567*

### Analog integrated circuits

An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T.*, +, *TCAD Aug. 2021 1511-1524*

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J.*, +, *TCAD May 2021 822-835*

### Analog-digital conversion

DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training. *Peng, X.*, +, *TCAD Nov. 2021 2306-2319*

Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. *Cao, W.*, +, *TCAD May 2021 808-821*

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*

RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S.*, +, *TCAD Feb. 2021 326-338*

#### Application program interfaces

OpenTimer v2: A New Parallel Incremental Timing Analysis Engine. *Huang, T.*, +, *TCAD April 2021 776-789*

#### Application specific integrated circuits

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*

OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. *Liang, Y.*, +, *TCAD Aug. 2021 1648-1661*

RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y.*, +, *TCAD March 2021 479-493*

#### Artificial intelligence

Attack-Aware Detection and Defense to Resist Adversarial Examples. *Jiang, W.*, +, *TCAD Oct. 2021 2194-2198*

#### Artificial neural networks

Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y.*, +, *TCAD Dec. 2021 2495-2507*

#### Asymptotic stability

On the Stability of Analog ReLU Networks. *Elfadel, I.M.*, *TCAD Nov. 2021 2426-2430*

#### Asynchronous circuits

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*

A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools. *Wu, H.*, +, *TCAD Nov. 2021 2421-2425*

#### Authorization

Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. *Chittamuru, S.V.R.*, +, *TCAD May 2021 850-863*

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*

#### Automata

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A.*, +, *TCAD Dec. 2021 2445-2454*

#### Automatic test equipment

Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Under-sampled Acquisition. *Vayssade, T.*, +, *TCAD Nov. 2021 2400-2410*

#### Automatic test pattern generation

Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F.*, +, *TCAD March 2021 584-597*

Maximal Independent Fault Set for Gate-Exhaustive Faults. *Pomeranz, I.*, *TCAD March 2021 598-602*

Padding of LFSR Seeds for Reduced Input Test Data Volume. *Pomeranz, I.*, *TCAD May 2021 1004-1008*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*

Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*

#### Automotive electronics

Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F.*, +, *TCAD March 2021 584-597*

#### Automotive engineering

Synchronization of Continuous Time and Discrete Events Simulation in SystemC. *Fernandez-Mesa, B.*, +, *TCAD July 2021 1450-1463*

## B

#### Band-pass filters

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X.*, +, *TCAD Feb. 2021 205-217*

#### Bayes methods

Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R.*, +, *TCAD Feb. 2021 386-399*

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T.*, +, *TCAD July 2021 1273-1286*

#### Belief networks

Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R.*, +, *TCAD Feb. 2021 386-399*

Enhanced Design Debugging With Assistance From Guidance-Based Model Checking. *Vineesh, V.S.*, +, *TCAD May 2021 985-998*

#### Benchmark testing

Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. *Pomeranz, I.*, +, *TCAD Aug. 2021 1711-1720*

#### Bifurcation

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*

#### Binary codes

Reliable Architectures for Composite-Field-Oriented Constructions of McEliece Post-Quantum Cryptography on FPGA. *Cintas Canto, A.*, +, *TCAD May 2021 999-1003*

#### Biological techniques

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

#### Biomedical equipment

Dynamic Radial Placement and Routing in Paper Microfluidics. *Potter, J.*, +, *TCAD Oct. 2021 1971-1984*

#### BioMEMS

Automatic Design of Droplet-Based Microfluidic Ring Networks. *Fink, G.*, +, *TCAD Feb. 2021 339-349*

DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips. *Liu, C.*, +, *TCAD Jan. 2021 115-128*

Dynamic Radial Placement and Routing in Paper Microfluidics. *Potter, J.*, +, *TCAD Oct. 2021 1971-1984*

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?. *Shayan, M.*, +, *TCAD Jan. 2021 143-156*

#### Bipolar transistors

SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From  $-200$  °C to  $+300$  °C). *Petrosyants, K.O.*, +, *TCAD April 2021 708-722*

#### Boolean algebra

Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021 904-917*

#### Boolean functions

A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard. *Zheng, S.*, +, *TCAD June 2021 1117-1129*

Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021 904-917*

Evaluating the Security of Delay-Locked Circuits. *Chakraborty, A.*, +, *TCAD April 2021 608-619*

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*

Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L.*, +, *TCAD Oct. 2021 2036-2048*

Three-Input Gates for Logic Synthesis. *Marakkalage, D.S.*, +, *TCAD Oct. 2021 2184-2188*

#### Brain models

A Compact Gated-Synapse Model for Neuromorphic Circuits. *Jones, A.*, +, *TCAD Sept. 2021 1887-1895*

#### Buffer storage

Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M.*, +, *TCAD Jan. 2021 1-10*

#### Building management systems

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T.*, +, *TCAD July 2021 1273-1286*

**Built-in self test**

Storage-Based Built-In Self-Test for Gate-Exhaustive Faults. *Pomeranz, I., TCAD Oct. 2021 2189-2193*

**C****C++ language**

OpenTimer v2: A New Parallel Incremental Timing Analysis Engine. *Huang, T., +, TCAD April 2021 776-789*

**Cache storage**

A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM. *Hosseini, F.S., +, TCAD Aug. 2021 1545-1558*

CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z., +, TCAD July 2021 1340-1353*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*

**CAD**

Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs. *Shen, M., +, TCAD Sept. 2021 1850-1863*

Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K., +, TCAD Dec. 2021 2508-2521*

**Calibration**

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H., +, TCAD July 2021 1315-1326*

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T., +, TCAD July 2021 1273-1286*

**Capacitance**

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M., +, TCAD Oct. 2021 2117-2127*

**Capacitors**

CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. *Hoseinghorban, A., +, TCAD March 2021 419-429*

**Carry logic**

A Formal Proof of PG Recurrence Equations of Parallel Adders. *Chen, G., +, TCAD July 2021 1489-1494*

**Cellular arrays**

SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. *Lee, D., +, TCAD Oct. 2021 2142-2155*

**Cellular automata**

FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U., +, TCAD March 2021 467-478*

**Cellular neural networks**

Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C., +, TCAD July 2021 1495-1499*

**Ceramic packaging**

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X., +, TCAD Feb. 2021 205-217*

**Chaos**

A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory. *Pan, C., +, TCAD March 2021 521-532*

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N., +, TCAD July 2021 1327-1339*

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S., +, TCAD March 2021 405-418*

**Checkpointing**

How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?. *Shayan, M., +, TCAD Jan. 2021 143-156*

iCheck: Progressive Checkpointing for Intermittent Systems. *Lim, W.S., +, TCAD Nov. 2021 2224-2236*

**Chemical mechanical polishing**

A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method. *Cai, J., +, TCAD March 2021 603-607*

**Circuit analysis computing**

Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H., +, TCAD Oct. 2021 1995-2008*

From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H., +, TCAD May 2021 957-970*

**Circuit CAD**

A Compact Gated-Synapse Model for Neuromorphic Circuits. *Jones, A., +, TCAD Sept. 2021 1887-1895*

Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks. *Liu, K., +, TCAD Oct. 2021 2077-2089*

SAT-Based On-Track Bus Routing. *Zhang, H., +, TCAD April 2021 735-747*

Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors. *Liu, K., +, TCAD June 2021 1244-1257*

**Circuit optimization**

A Table-Free Approximate  $Q$ -Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W., +, TCAD Jan. 2021 199-203*

Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. *Hyun, G., +, TCAD May 2021 892-903*

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M., +, TCAD Oct. 2021 2117-2127*

An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T., +, TCAD Aug. 2021 1511-1524*

Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. *Chen, J., +, TCAD Oct. 2021 2128-2141*

Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. *Chen, S., +, TCAD Feb. 2021 218-231*

Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L., +, TCAD Oct. 2021 2036-2048*

SAT-Based On-Track Bus Routing. *Zhang, H., +, TCAD April 2021 735-747*

STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. *Wang, F., +, TCAD May 2021 864-877*

**Circuit reliability**

Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory. *Wang, C., +, TCAD April 2021 762-775*

**Circuit simulation**

Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. *Li, L., +, TCAD July 2021 1437-1449*

GPU-Accelerated Adaptive PCB SO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W., +, TCAD Nov. 2021 2320-2330*

RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S., +, TCAD Feb. 2021 326-338*

**Circuit synthesis**

Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A., +, TCAD Dec. 2021 2542-2555*

**Clocks**

A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C., +, TCAD March 2021 533-546*

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S., +, TCAD Sept. 2021 1874-1886*

A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools. *Wu, H., +, TCAD Nov. 2021 2421-2425*

A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S., +, TCAD Nov. 2021 2386-2399*

A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S., +, TCAD Aug. 2021 1721-1725*

Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. *Hyun, G., +, TCAD May 2021 892-903*

Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. *Stefanidis, A., +, TCAD Aug. 2021 1672-1686*

Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M., +, TCAD Nov. 2021 2251-2264*

**Cloud computing**

Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model. *Zhang, N., +, TCAD Sept. 2021 1896-1908*

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X., +, TCAD Nov. 2021 2211-2223*

**CMOS analog integrated circuits**

A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits. *Baxevanakis, D.*, +, *TCAD Jan. 2021 157-170*

**CMOS integrated circuits**

An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. *Gan, P.*, +, *TCAD June 2021 1172-1182*

Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F.*, +, *TCAD March 2021 584-597*

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

**CMOS logic circuits**

A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*

Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L.*, +, *TCAD Oct. 2021 2036-2048*

Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M.*, +, *TCAD Nov. 2021 2251-2264*

**Code division multiple access**

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*

**Collaborative work**

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X.*, +, *TCAD Nov. 2021 2211-2223*

**Combinational circuits**

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*

Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*

**Computability**

Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 38-51*

SAT-Based On-Track Bus Routing. *Zhang, H.*, +, *TCAD April 2021 735-747*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*

SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. *Lee, D.*, +, *TCAD Oct. 2021 2142-2155*

**Computational complexity**

A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P.*, +, *TCAD June 2021 1197-1206*

A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard. *Zheng, S.*, +, *TCAD June 2021 1117-1129*

Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. *Liao, Y.*, +, *TCAD Aug. 2021 1662-1671*

Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model. *Zhang, N.*, +, *TCAD Sept. 2021 1896-1908*

TRIVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*

**Computational modeling**

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X.*, +, *TCAD Nov. 2021 2211-2223*

**Computer architecture**

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X.*, +, *TCAD Nov. 2021 2211-2223*

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A.*, +, *TCAD Dec. 2021 2445-2454*

**Computer crime**

A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C.*, +, *TCAD June 2021 1183-1196*

An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. *Hu, W.*, +, *TCAD June 2021 1010-1038*

Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors. *Liu, K.*, +, *TCAD June 2021 1244-1257*

VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P.*, +, *TCAD June 2021 1130-1143*

**Computer network reliability**

Improving the Forward Progress of Transient Systems. *Daulby, T.*, +, *TCAD March 2021 444-452*

**Computer network security**

Security Against Data-Sniffing and Alteration Attacks in IJTAG. *Elnaggar, R.*, +, *TCAD July 2021 1301-1314*

**Computer simulation**

CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. *Wen, S.*, +, *TCAD Aug. 2021 1640-1647*

**Computer vision**

Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble. *Jiang, Y.*, +, *TCAD July 2021 1476-1488*

**Computerized instrumentation**

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T.*, +, *TCAD July 2021 1273-1286*

**Computerized tomography**

FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W.*, +, *TCAD April 2021 666-679*

**Concave programming**

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T.*, +, *TCAD July 2021 1273-1286*

**Content-addressable storage**

A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory. *Pan, C.*, +, *TCAD March 2021 521-532*

**Continuous time systems**

Synchronization of Continuous Time and Discrete Events Simulation in SystemC. *Fernandez-Mesa, B.*, +, *TCAD July 2021 1450-1463*

**Convolution**

CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. *Wen, S.*, +, *TCAD Aug. 2021 1640-1647*

**Convolutional neural nets**

AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K.*, +, *TCAD May 2021 971-984*

AirNN: A Featherweight Framework for Dynamic Input-Dependent Approximation of CNNs. *Hemmat, M.*, +, *TCAD Oct. 2021 2090-2103*

An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y.*, +, *TCAD May 2021 918-930*

Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency. *Qu, X.*, +, *TCAD May 2021 878-891*

CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. *Wen, S.*, +, *TCAD Aug. 2021 1640-1647*

DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications. *Xu, Z.*, +, *TCAD Feb. 2021 246-259*

From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H.*, +, *TCAD May 2021 957-970*

Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M.*, +, *TCAD Jan. 2021 1-10*

Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H.*, +, *TCAD Aug. 2021 1701-1710*

nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P.*, +, *TCAD Aug. 2021 1573-1585*

OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. *Liang, Y.*, +, *TCAD Aug. 2021 1648-1661*

Reducing SRAM Reading Power With Column Data Segment and Weights Correlation Enhancement for CNN Processing. *Xu, H.*, +, *TCAD Nov. 2021 2237-2250*

SeFAcT2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds. *Sharmin Snigdha, F.*, +, *TCAD July 2021 1423-1436*

Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J.*, +, *TCAD Sept. 2021 1796-1809*

**Coprocessors**

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. *Leng, J.*, +, *TCAD Jan. 2021 171-184*

**Copy protection**

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*

**Cost reduction**

Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R.*, +, *TCAD Feb. 2021 386-399*

**Costs**

Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A.*, +, *TCAD Dec. 2021 2542-2555*

**Couplings**

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L.*, +, *TCAD Feb. 2021 350-363*

**Crosstalk**

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*

**Cryptographic protocols**

2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning. *Kashyap, P.*, +, *TCAD June 2021 1217-1229*

A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C.*, +, *TCAD June 2021 1183-1196*

**Cryptography**

A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P.*, +, *TCAD June 2021 1197-1206*

A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard. *Zheng, S.*, +, *TCAD June 2021 1117-1129*

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*

Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level. *Zhang, F.*, +, *TCAD June 2021 1063-1076*

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H.*, +, *TCAD July 2021 1315-1326*

Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model. *Zhang, N.*, +, *TCAD Sept. 2021 1896-1908*

Entropy Reduction Model for Pinpointing Differential Fault Analysis on SIMON and SIMECK Ciphers. *Singhal, N.*, +, *TCAD June 2021 1090-1101*

Evaluating the Security of Delay-Locked Circuits. *Chakraborty, A.*, +, *TCAD April 2021 608-619*

Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 38-51*

Multilabel Deep Learning-Based Side-Channel Attack. *Zhang, L.*, +, *TCAD June 2021 1207-1216*

Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers. *Xu, G.*, +, *TCAD June 2021 1102-1116*

Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection. *Ma, H.*, +, *TCAD June 2021 1077-1089*

SNR-Centric Power Trace Extractors for Side-Channel Attacks. *Ou, C.*, +, *TCAD April 2021 620-632*

The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks. *Ou, C.*, +, *TCAD June 2021 1039-1051*

**Current conveyors**

Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCI. *Alaybeyoglu, E.*, +, *TCAD Nov. 2021 2199-2210*

**Current density**

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

**Cyclic redundancy check codes**

A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*

**D****Data analysis**

On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. *Ma, H.*, +, *TCAD Oct. 2021 1985-1994*

**Data compression**

Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency. *Qu, X.*, +, *TCAD May 2021 878-891*

Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. *Zhang, B.*, +, *TCAD May 2021 836-849*

Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. *Li, L.*, +, *TCAD July 2021 1437-1449*

Padding of LFSR Seeds for Reduced Input Test Data Volume. *Pomeranz, I.*, *TCAD May 2021 1004-1008*

Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications. *Dai, Y.*, +, *TCAD March 2021 453-466*

**Data mining**

A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H.*, +, *TCAD Dec. 2021 2556-2567*

Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Non-volatile Memories. *Yang, C.*, +, *TCAD July 2021 1367-1380*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W.*, +, *TCAD Sept. 2021 1864-1873*

**Data models**

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X.*, +, *TCAD Nov. 2021 2211-2223*

**Data privacy**

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W.*, +, *TCAD Sept. 2021 1864-1873*

**Databases**

On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021 2522-2527*

**Decision trees**

Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. *Lin, Z.*, +, *TCAD Nov. 2021 2279-2292*

**Decoding**

DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W.*, +, *TCAD Jan. 2021 66-77*

**Deep learning (artificial intelligence)**

2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning. *Kashyap, P.*, +, *TCAD June 2021 1217-1229*

Attack-Aware Detection and Defense to Resist Adversarial Examples. *Jiang, W.*, +, *TCAD Oct. 2021 2194-2198*

Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs. *de Prado, M.*, +, *TCAD Nov. 2021 2293-2305*

Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdoor Attacks. *Liu, K.*, +, *TCAD Oct. 2021 2077-2089*

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*

CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. *Wen, S.*, +, *TCAD Aug. 2021 1640-1647*

Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H.*, +, *TCAD Oct. 2021 1995-2008*

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

- DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training. *Peng, X.*, +, *TCAD Nov. 2021 2306-2319*
- Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble. *Jiang, Y.*, +, *TCAD July 2021 1476-1488*
- Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators. *Asadikouhanjani, M.*, +, *TCAD Sept. 2021 1947-1951*
- Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. *Cao, W.*, +, *TCAD May 2021 808-821*
- From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H.*, +, *TCAD May 2021 957-970*
- Multilabel Deep Learning-Based Side-Channel Attack. *Zhang, L.*, +, *TCAD June 2021 1207-1216*
- Pin Accessibility Prediction and Optimization With Deep-Learning-Based Pin Pattern Recognition. *Yu, T.*, +, *TCAD Nov. 2021 2345-2356*
- Practical Attacks on Deep Neural Networks by Memory Trojaning. *Hu, X.*, +, *TCAD June 2021 1230-1243*
- Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. *An, H.*, +, *TCAD March 2021 574-583*
- Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications. *Dai, Y.*, +, *TCAD March 2021 453-466*
- Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors. *Liu, K.*, +, *TCAD June 2021 1244-1257*
- Delay circuits**
- Evaluating the Security of Delay-Locked Circuits. *Chakraborty, A.*, +, *TCAD April 2021 608-619*
- Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. *Shashank Ram, O.V.S.*, +, *TCAD April 2021 723-734*
- Delay lines**
- A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools. *Wu, H.*, +, *TCAD Nov. 2021 2421-2425*
- Delays**
- A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools. *Wu, H.*, +, *TCAD Nov. 2021 2421-2425*
- Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M.*, +, *TCAD Nov. 2021 2251-2264*
- Design automation**
- Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A.*, +, *TCAD Dec. 2021 2542-2555*
- Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K.*, +, *TCAD Dec. 2021 2508-2521*
- Design for manufacture**
- On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021 2522-2527*
- Design methodology**
- A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H.*, +, *TCAD Dec. 2021 2556-2567*
- Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K.*, +, *TCAD Dec. 2021 2508-2521*
- DH-HEMTs**
- Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, .*, +, *TCAD Dec. 2021 2455-2466*
- Digital arithmetic**
- Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers. *Xu, G.*, +, *TCAD June 2021 1102-1116*
- Digital filters**
- Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*
- Digital integrated circuits**
- Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J.*, +, *TCAD May 2021 822-835*
- Digital signatures**
- Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. *Chittamuru, S.V.R.*, +, *TCAD May 2021 850-863*
- Reliable Architectures for Composite-Field-Oriented Constructions of McElice Post-Quantum Cryptography on FPGA. *Cintas Canto, A.*, +, *TCAD May 2021 999-1003*
- Digital-analog conversion**
- RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S.*, +, *TCAD Feb. 2021 326-338*
- Directed graphs**
- A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C.*, +, *TCAD March 2021 533-546*
- Discrete cosine transforms**
- Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. *Zhang, B.*, +, *TCAD May 2021 836-849*
- Discrete event simulation**
- Synchronization of Continuous Time and Discrete Events Simulation in SystemC. *Fernandez-Mesa, B.*, +, *TCAD July 2021 1450-1463*
- Discrete event systems**
- Synchronization of Continuous Time and Discrete Events Simulation in SystemC. *Fernandez-Mesa, B.*, +, *TCAD July 2021 1450-1463*
- Diseases**
- FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W.*, +, *TCAD April 2021 666-679*
- Distributed processing**
- Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H.*, +, *TCAD Aug. 2021 1701-1710*
- Divide and conquer methods**
- Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksay, L.*, +, *TCAD Oct. 2021 2036-2048*
- The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks. *Ou, C.*, +, *TCAD June 2021 1039-1051*
- DNA**
- Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*
- DRAM chips**
- CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z.*, +, *TCAD July 2021 1340-1353*
- DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*
- Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Non-volatile Memories. *Yang, C.*, +, *TCAD July 2021 1367-1380*
- Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I.*, +, *TCAD Dec. 2021 2467-2480*
- Drops**
- Automatic Design of Droplet-Based Microfluidic Ring Networks. *Fink, G.*, +, *TCAD Feb. 2021 339-349*
- Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*
- Dynamic programming**
- Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. *Chen, J.*, +, *TCAD Oct. 2021 2128-2141*
- E**
- Eigenvalues and eigenfunctions**
- Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*
- Electro-optical switches**
- Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*
- Electromagnetic pulse**
- Modeling and Simulating Electromagnetic Fault Injection. *Dumont, M.*, +, *TCAD April 2021 680-693*

**Electromigration**

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L., +, TCAD Feb. 2021 350-363*

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X., +, TCAD March 2021 507-520*

**Electron beam lithography**

Analytical Placement Considering the Electron-Beam Fogging Effect. *Chen, J., +, TCAD March 2021 560-573*

**Electronic design automation**

An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. *Hu, W., +, TCAD June 2021 1010-1038*

Automatic Design of Droplet-Based Microfluidic Ring Networks. *Fink, G., +, TCAD Feb. 2021 339-349*

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. *Lin, Y., +, TCAD April 2021 748-761*

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G., +, TCAD Feb. 2021 315-325*

TritonRoute: The Open-Source Detailed Router. *Kahng, A.B., +, TCAD March 2021 547-559*

**Electronic engineering computing**

Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F., +, TCAD Aug. 2021 1626-1639*

An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. *Hu, W., +, TCAD June 2021 1010-1038*

Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H., +, TCAD July 2021 1464-1475*

GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B., +, TCAD Feb. 2021 373-385*

Pin Accessibility Prediction and Optimization With Deep-Learning-Based Pin Pattern Recognition. *Yu, T., +, TCAD Nov. 2021 2345-2356*

**Elemental semiconductors**

Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. *Wang, J., +, TCAD Sept. 2021 1836-1849*

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z., +, TCAD Jan. 2021 101-114*

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X., +, TCAD July 2021 1409-1422*

**Embedded systems**

ReLaceS: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. *Baranwal, A.R., +, TCAD Sept. 2021 1754-1767*

Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs. *de Prado, M., +, TCAD Nov. 2021 2293-2305*

Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory. *Zhang, R., +, TCAD Oct. 2021 2024-2035*

Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency. *Qu, X., +, TCAD May 2021 878-891*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*

Modeling and Simulating Electromagnetic Fault Injection. *Dumont, M., +, TCAD April 2021 680-693*

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multi-core Platform. *Ranjbar, B., +, TCAD Oct. 2021 2009-2023*

Reliable Architectures for Composite-Field-Oriented Constructions of McElice Post-Quantum Cryptography on FPGA. *Cintas Canto, A., +, TCAD May 2021 999-1003*

**Encoding**

A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H., +, TCAD Dec. 2021 2556-2567*

Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y., +, TCAD Dec. 2021 2495-2507*

**Energy conservation**

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S., +, TCAD Sept. 2021 1874-1886*

CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. *Hoseinghorban, A., +, TCAD March 2021 419-429*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*

Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs" [Jan 21 171-184]. *Leng, J., +, TCAD June 2021 1272*

iCheck: Progressive Checkpointing for Intermittent Systems. *Lim, W.S., +, TCAD Nov. 2021 2224-2236*

Improving the Forward Progress of Transient Systems. *Daulby, T., +, TCAD March 2021 444-452*

Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon. *Rani, K., +, TCAD April 2021 633-645*

Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M., +, TCAD Jan. 2021 1-10*

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. *Leng, J., +, TCAD Jan. 2021 171-184*

SeFact2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds. *Sharmin Snigdha, F., +, TCAD July 2021 1423-1436*

**Energy consumption**

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J., +, TCAD Dec. 2021 2481-2494*

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z., +, TCAD Nov. 2021 2357-2371*

CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. *Hoseinghorban, A., +, TCAD March 2021 419-429*

Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M., +, TCAD Jan. 2021 1-10*

Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J., +, TCAD Sept. 2021 1796-1809*

**Energy efficiency**

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J., +, TCAD Dec. 2021 2481-2494*

**Energy harvesting**

CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. *Hoseinghorban, A., +, TCAD March 2021 419-429*

Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems. *Pala, D., +, TCAD Aug. 2021 1559-1572*

iCheck: Progressive Checkpointing for Intermittent Systems. *Lim, W.S., +, TCAD Nov. 2021 2224-2236*

Improving the Forward Progress of Transient Systems. *Daulby, T., +, TCAD March 2021 444-452*

**Entropy**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T., +, TCAD Dec. 2021 2431-2444*

Entropy Reduction Model for Pinpointing Differential Fault Analysis on SIMON and SIMECK Ciphers. *Singhal, N., +, TCAD June 2021 1090-1101*

**Equivalent circuits**

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X., +, TCAD Feb. 2021 205-217*

**Error correction**

Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. *Chen, S., +, TCAD Feb. 2021 218-231*

**Error correction codes**

DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W., +, TCAD Jan. 2021 66-77*

**Error statistics**

An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. *Gan, P., +, TCAD June 2021 1172-1182*

Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. *Chen, S., +, TCAD Feb. 2021 218-231*

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X., +, TCAD July 2021 1409-1422*

**Estimation**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T., +, TCAD Dec. 2021 2431-2444*

**Evolutionary computation**

An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T., +, TCAD Aug. 2021 1511-1524*

**Expectation-maximization algorithms**

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T., +, TCAD July 2021 1273-1286*

**F****Fabrication**

Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y., +, TCAD Dec. 2021 2495-2507*

**Face recognition**

Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C., +, TCAD July 2021 1495-1499*

**Failure analysis**

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L., +, TCAD Feb. 2021 350-363*

Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F., +, TCAD March 2021 584-597*

Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. *Pomeranz, I., +, TCAD Aug. 2021 1711-1720*

**Fast Fourier transforms**

Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J., +, TCAD Sept. 2021 1796-1809*

**Fault diagnosis**

A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard. *Zheng, S., +, TCAD June 2021 1117-1129*

Board-Level Functional Fault Identification Using Streaming Data. *Liu, M., +, TCAD Sept. 2021 1920-1933*

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H., +, TCAD July 2021 1315-1326*

Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. *Pomeranz, I., +, TCAD Aug. 2021 1711-1720*

Maximal Independent Fault Set for Gate-Exhaustive Faults. *Pomeranz, I., TCAD March 2021 598-602*

Modeling and Simulating Electromagnetic Fault Injection. *Dumont, M., +, TCAD April 2021 680-693*

PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests. *Pomeranz, I., TCAD April 2021 803-807*

Storage-Based Built-In Self-Test for Gate-Exhaustive Faults. *Pomeranz, I., TCAD Oct. 2021 2189-2193*

Test Chips With Scan-Based Logic Arrays. *Chen, Y., +, TCAD April 2021 790-802*

**Fault simulation**

Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. *Pomeranz, I., +, TCAD Aug. 2021 1711-1720*

**Fault tolerant computing**

Rescuing RRAM-Based Computing From Static and Dynamic Faults. *Lin, J., +, TCAD Oct. 2021 2049-2062*

**Feature extraction**

An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y., +, TCAD May 2021 918-930*

Attack-Aware Detection and Defense to Resist Adversarial Examples. *Jiang, W., +, TCAD Oct. 2021 2194-2198*

Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H., +, TCAD July 2021 1464-1475*

Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel. *Zhang, Y., +, TCAD Feb. 2021 287-300*

Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble. *Jiang, Y., +, TCAD July 2021 1476-1488*

On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R., +, TCAD Dec. 2021 2522-2527*

**Field effect transistors**

SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. *Lee, D., +, TCAD Oct. 2021 2142-2155*

**Field programmable gate arrays**

ReLaccS: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. *Baranwal, A.R., +, TCAD Sept. 2021 1754-1767*

A Design Framework for Invertible Logic. *Onizawa, N., +, TCAD April 2021 655-665*

A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C., +, TCAD June 2021 1183-1196*

Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F., +, TCAD Aug. 2021 1626-1639*

AirNN: A Featherweight Framework for Dynamic Input-Dependent Approximation of CNNs. *Hemmat, M., +, TCAD Oct. 2021 2090-2103*

Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency. *Qu, X., +, TCAD May 2021 878-891*

CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. *Shan, J., +, TCAD Feb. 2021 301-314*

Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs. *Shen, M., +, TCAD Sept. 2021 1850-1863*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*

DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs. *Wang, J., +, TCAD Aug. 2021 1613-1625*

FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W., +, TCAD April 2021 666-679*

Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. *Lin, Z., +, TCAD Nov. 2021 2279-2292*

Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. *Juretus, K., +, TCAD Jan. 2021 38-51*

Methodology for Distributed-ROM-Based Implementation of Finite State Machines. *Senhadji-Navarro, R., +, TCAD Nov. 2021 2411-2415*

OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. *Liang, Y., +, TCAD Aug. 2021 1648-1661*

On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. *Ma, H., +, TCAD Oct. 2021 1985-1994*

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y., +, TCAD Oct. 2021 1957-1970*

Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs. *Zhang, H., +, TCAD Feb. 2021 274-286*

Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os. *Liao, Y., +, TCAD March 2021 494-506*

Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K., +, TCAD Dec. 2021 2508-2521*

RANC: Reconfigurable Architecture for Neuromorphic Computing. *Mack, J., +, TCAD Nov. 2021 2265-2278*

Reliable Architectures for Composite-Field-Oriented Constructions of McElice Post-Quantum Cryptography on FPGA. *Cintas Canto, A., +, TCAD May 2021 999-1003*

RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y., +, TCAD March 2021 479-493*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W., +, TCAD Sept. 2021 1864-1873*

Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. *Tan, B., +, TCAD June 2021 1158-1171*

**File organization**

Improving the Forward Progress of Transient Systems. *Daulby, T.*, +, *TCAD March 2021 444-452*

**Finite difference methods**

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

**Finite element analysis**

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L.*, +, *TCAD Feb. 2021 350-363*

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

**Finite state machines**

Methodology for Distributed-ROM-Based Implementation of Finite State Machines. *Senhadji-Navarro, R.*, +, *TCAD Nov. 2021 2411-2415*

Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*

Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. *Urabe, N.*, +, *TCAD Sept. 2021 1934-1946*

**Flash memories**

An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs. *Wang, S.*, +, *TCAD March 2021 430-443*

Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory. *Zhang, R.*, +, *TCAD Oct. 2021 2024-2035*

DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W.*, +, *TCAD Jan. 2021 66-77*

Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs. *Wu, S.*, +, *TCAD Jan. 2021 87-100*

iTRIM: I/O-Aware TRIM for Improving User Experience on Mobile Devices. *Liang, Y.*, +, *TCAD Sept. 2021 1782-1795*

Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID. *Shen, Z.*, +, *TCAD July 2021 1395-1408*

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y.*, +, *TCAD July 2021 1354-1366*

Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. *Chen, S.*, +, *TCAD Feb. 2021 218-231*

SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs. *Cui, J.*, +, *TCAD Jan. 2021 52-65*

Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I.*, +, *TCAD Dec. 2021 2467-2480*

**Flip-flops**

A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C.*, +, *TCAD June 2021 1183-1196*

Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. *Hyun, G.*, +, *TCAD May 2021 892-903*

Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. *Stefanidis, A.*, +, *TCAD Aug. 2021 1672-1686*

Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level. *Zhang, F.*, +, *TCAD June 2021 1063-1076*

Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits. *Yan, J.*, *TCAD May 2021 945-956*

Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection. *Ma, H.*, +, *TCAD June 2021 1077-1089*

Test Chips With Scan-Based Logic Arrays. *Chen, Y.*, +, *TCAD April 2021 790-802*

**Floating point arithmetic**

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*

Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. *Li, L.*, +, *TCAD July 2021 1437-1449*

**Fog**

Analytical Placement Considering the Electron-Beam Fogging Effect. *Chen, J.*, +, *TCAD March 2021 560-573*

**Formal specification**

Recurrence in Dense-Time AMS Assertions. *Sanyal, S.*, +, *TCAD Nov. 2021 2416-2420*

**Formal verification**

A Formal Proof of PG Recurrence Equations of Parallel Adders. *Chen, G.*, +, *TCAD July 2021 1489-1494*

Advanced Equivalence Checking for Quantum Circuits. *Burgholzer, L.*, +, *TCAD Sept. 2021 1810-1824*

CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z.*, +, *TCAD July 2021 1340-1353*

Enhanced Design Debugging With Assistance From Guidance-Based Model Checking. *Vineesh, V.S.*, +, *TCAD May 2021 985-998*

Recurrence in Dense-Time AMS Assertions. *Sanyal, S.*, +, *TCAD Nov. 2021 2416-2420*

Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. *Urabe, N.*, +, *TCAD Sept. 2021 1934-1946*

**G****Genetic algorithms**

Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCII. *Alaybeyoglu, E.*, +, *TCAD Nov. 2021 2199-2210*

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y.*, +, *TCAD Oct. 2021 1957-1970*

**Goppa codes**

Reliable Architectures for Composite-Field-Oriented Constructions of McEliece Post-Quantum Cryptography on FPGA. *Cintas Canto, A.*, +, *TCAD May 2021 999-1003*

**Graph theory**

ADAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C.*, +, *TCAD March 2021 533-546*

Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*

Three-Input Gates for Logic Synthesis. *Marakkalage, D.S.*, +, *TCAD Oct. 2021 2184-2188*

TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*

**Graphics processing units**

AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K.*, +, *TCAD May 2021 971-984*

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z.*, +, *TCAD Nov. 2021 2357-2371*

Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs" [Jan 21 171-184]. *Leng, J.*, +, *TCAD June 2021 1272*

GPU-Accelerated Adaptive PCB SO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W.*, +, *TCAD Nov. 2021 2320-2330*

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. *Leng, J.*, +, *TCAD Jan. 2021 171-184*

Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C.*, +, *TCAD July 2021 1495-1499*

TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*

**Greedy algorithms**

Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R.*, +, *TCAD Feb. 2021 386-399*

**H****Hardware**

A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools. *Wu, H.*, +, *TCAD Nov. 2021 2421-2425*

Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. *Lin, Z.*, +, *TCAD Nov. 2021 2279-2292*

**Hardware accelerators**

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*

An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y.*, +, *TCAD May 2021 918-930*

SeFAct2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds. *Sharmin Snigdha, F.*, +, *TCAD July 2021 1423-1436*

**Hardware description languages**

A Compact Gated-Synapse Model for Neuromorphic Circuits. *Jones, A.*, +, *TCAD Sept. 2021 1887-1895*

A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*

A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*

FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*

Recurrence in Dense-Time AMS Assertions. *Sanyal, S.*, +, *TCAD Nov. 2021 2416-2420*

**Hardware-software codesign**

OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. *Liang, Y.*, +, *TCAD Aug. 2021 1648-1661*

**Harmonic distortion**

A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits. *Baxevanakis, D.*, +, *TCAD Jan. 2021 157-170*

**Heating**

SmartHeating: On the Performance and Lifetime Improvement of Self-Heating SSDs. *Cui, J.*, +, *TCAD Jan. 2021 52-65*

**Heating systems**

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J.*, +, *TCAD Dec. 2021 2528-2541*

**Heterogeneous networks**

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J.*, +, *TCAD Dec. 2021 2481-2494*

**Heuristic algorithms**

Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. *Lin, Z.*, +, *TCAD Nov. 2021 2279-2292*

**High level synthesis**

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

**High-pass filters**

Flux Controlled Floating Memristor Employing VDTA: Incremental or Decremental Operation. *Vista, J.*, +, *TCAD Feb. 2021 364-372*

**I****IEEE standards**

Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. *Zhong, Z.*, +, *TCAD Jan. 2021 185-198*

Security Against Data-Sniffing and Alteration Attacks in IJTAG. *Elnaggar, R.*, +, *TCAD July 2021 1301-1314*

**Image annotation**

REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F.*, +, *TCAD June 2021 1258-1271*

**Image classification**

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*

Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble. *Jiang, Y.*, +, *TCAD July 2021 1476-1488*

Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M.*, +, *TCAD Jan. 2021 1-10*

Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H.*, +, *TCAD Aug. 2021 1701-1710*

REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F.*, +, *TCAD June 2021 1258-1271*

Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C.*, +, *TCAD July 2021 1495-1499*

**Image coding**

Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. *Zhang, B.*, +, *TCAD May 2021 836-849*

GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B.*, +, *TCAD Feb. 2021 373-385*

**Image edge detection**

On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021 2522-2527*

**Image motion analysis**

An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y.*, +, *TCAD May 2021 918-930*

**Image processing**

Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S.*, +, *TCAD April 2021 694-707*

STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. *Wang, F.*, +, *TCAD May 2021 864-877*

**Image recognition**

2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning. *Kashyap, P.*, +, *TCAD June 2021 1217-1229*

An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y.*, +, *TCAD May 2021 918-930*

REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F.*, +, *TCAD June 2021 1258-1271*

**Image reconstruction**

Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. *Zhang, B.*, +, *TCAD May 2021 836-849*

FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W.*, +, *TCAD April 2021 666-679*

**Image resolution**

GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B.*, +, *TCAD Feb. 2021 373-385*

**Image segmentation**

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*

**Indexing**

Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, .*, +, *TCAD Dec. 2021 2455-2466*

**Industrial property**

An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. *Hu, W.*, +, *TCAD June 2021 1010-1038*

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J.*, +, *TCAD May 2021 822-835*

Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*

Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H.*, +, *TCAD Oct. 2021 1995-2008*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*

Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. *Tan, B.*, +, *TCAD June 2021 1158-1171*

**Inference mechanisms**

Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks. *Liu, K.*, +, *TCAD Oct. 2021 2077-2089*

Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency. *Qu, X.*, +, *TCAD May 2021 878-891*

DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training. *Peng, X.*, +, *TCAD Nov. 2021 2306-2319*

**Infrared imaging**

Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S.*, +, *TCAD April 2021 694-707*

**Input-output programs**

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y.*, +, *TCAD July 2021 1354-1366*

**Integer programming**

- Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. *Zhong, Z.*, +, *TCAD Jan. 2021 185-198*
- An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T.*, +, *TCAD Aug. 2021 1511-1524*
- CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. *Shan, J.*, +, *TCAD Feb. 2021 301-314*
- Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. *Li, M.*, +, *TCAD Feb. 2021 260-273*
- DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs. *Wang, J.*, +, *TCAD Aug. 2021 1613-1625*
- Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*
- Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os. *Liao, Y.*, +, *TCAD March 2021 494-506*
- TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*

**Integrated circuit design**

- A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC. *Ni, T.*, +, *TCAD Sept. 2021 1952-1956*
- Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F.*, +, *TCAD Aug. 2021 1626-1639*
- Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCII. *Alaybeyoglu, E.*, +, *TCAD Nov. 2021 2199-2210*
- Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. *Stefanidis, A.*, +, *TCAD Aug. 2021 1672-1686*
- DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. *Lin, Y.*, +, *TCAD April 2021 748-761*
- Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*
- Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. *Cao, W.*, +, *TCAD May 2021 808-821*
- FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*
- Hardware Trojan Detection Using Backside Optical Imaging. *Zhou, B.*, +, *TCAD Jan. 2021 24-37*
- Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits. *Yan, J.*, *TCAD May 2021 945-956*
- Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. *Shashank Ram, O.V.S.*, +, *TCAD April 2021 723-734*
- Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*
- Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y.*, +, *TCAD Oct. 2021 1957-1970*
- Recurrence in Dense-Time AMS Assertions. *Sanyal, S.*, +, *TCAD Nov. 2021 2416-2420*
- RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y.*, +, *TCAD March 2021 479-493*
- RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S.*, +, *TCAD Feb. 2021 326-338*
- SAT-Based On-Track Bus Routing. *Zhang, H.*, +, *TCAD April 2021 735-747*
- Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*
- SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. *Lee, D.*, +, *TCAD Oct. 2021 2142-2155*
- SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From  $-200$  °C to  $+300$  °C). *Petrosyants, K.O.*, +, *TCAD April 2021 708-722*
- Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. *Limaye, N.*, +, *TCAD Sept. 2021 1740-1753*

- Trace Logic Locking: Improving the Parametric Space of Logic Locking. *Zuzak, M.*, +, *TCAD Aug. 2021 1531-1544*
- TritonRoute: The Open-Source Detailed Router. *Kahng, A.B.*, +, *TCAD March 2021 547-559*
- WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip. *Rout, S.S.*, +, *TCAD Nov. 2021 2372-2385*

**Integrated circuit interconnections**

- A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L.*, +, *TCAD Feb. 2021 350-363*
- A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits. *Baxeavanakis, D.*, +, *TCAD Jan. 2021 157-170*
- A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S.*, +, *TCAD Nov. 2021 2386-2399*
- Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*
- WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip. *Rout, S.S.*, +, *TCAD Nov. 2021 2372-2385*

**Integrated circuit layout**

- An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M.*, +, *TCAD Oct. 2021 2117-2127*
- An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T.*, +, *TCAD Aug. 2021 1511-1524*
- Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J.*, +, *TCAD May 2021 822-835*
- Analytical Placement Considering the Electron-Beam Fogging Effect. *Chen, J.*, +, *TCAD March 2021 560-573*
- Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H.*, +, *TCAD July 2021 1464-1475*
- Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H.*, +, *TCAD Oct. 2021 1995-2008*
- DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs. *Wang, J.*, +, *TCAD Aug. 2021 1613-1625*
- From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H.*, +, *TCAD May 2021 957-970*
- Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. *Chen, J.*, +, *TCAD Oct. 2021 2128-2141*
- OpenMPL: An Open-Source Layout Decomposer. *Li, W.*, +, *TCAD Nov. 2021 2331-2344*
- TritonRoute: The Open-Source Detailed Router. *Kahng, A.B.*, +, *TCAD March 2021 547-559*

**Integrated circuit manufacture**

- Hardware Trojan Detection Using Backside Optical Imaging. *Zhou, B.*, +, *TCAD Jan. 2021 24-37*

**Integrated circuit modeling**

- A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits. *Baxeavanakis, D.*, +, *TCAD Jan. 2021 157-170*
- A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H.*, +, *TCAD Dec. 2021 2556-2567*
- An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T.*, +, *TCAD Aug. 2021 1511-1524*
- DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W.*, +, *TCAD Jan. 2021 66-77*
- Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A.*, +, *TCAD Dec. 2021 2542-2555*
- Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L.*, +, *TCAD Oct. 2021 2036-2048*
- RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y.*, +, *TCAD March 2021 479-493*
- SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From  $-200$  °C to  $+300$  °C). *Petrosyants, K.O.*, +, *TCAD April 2021 708-722*
- Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y.*, +, *TCAD Dec. 2021 2495-2507*

**Integrated circuit noise**

Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level. *Zhang, F.*, +, *TCAD June 2021 1063-1076*

**Integrated circuit reliability**

A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC. *Ni, T.*, +, *TCAD Sept. 2021 1952-1956*

A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs. *Wu, Y.*, +, *TCAD Oct. 2021 2170-2183*

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M.*, +, *TCAD Oct. 2021 2117-2127*

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y.*, +, *TCAD Oct. 2021 1957-1970*

Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os. *Liao, Y.*, +, *TCAD March 2021 494-506*

SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs. *Cui, J.*, +, *TCAD Jan. 2021 52-65*

TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs. *Maity, D.K.*, +, *TCAD Aug. 2021 1500-1510*

WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip. *Rout, S.S.*, +, *TCAD Nov. 2021 2372-2385*

**Integrated circuit testing**

Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. *Zhong, Z.*, +, *TCAD Jan. 2021 185-198*

Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H.*, +, *TCAD Oct. 2021 1995-2008*

Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F.*, +, *TCAD March 2021 584-597*

Maximal Independent Fault Set for Gate-Exhaustive Faults. *Pomeranz, I.*, *TCAD March 2021 598-602*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*

Storage-Based Built-In Self-Test for Gate-Exhaustive Faults. *Pomeranz, I.*, *TCAD Oct. 2021 2189-2193*

Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*

Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. *Limaye, N.*, +, *TCAD Sept. 2021 1740-1753*

WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip. *Rout, S.S.*, +, *TCAD Nov. 2021 2372-2385*

**Integrated circuit yield**

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y.*, +, *TCAD Oct. 2021 1957-1970*

TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs. *Maity, D.K.*, +, *TCAD Aug. 2021 1500-1510*

**Integrated circuits**

Hardware Trojan Detection Using Backside Optical Imaging. *Zhou, B.*, +, *TCAD Jan. 2021 24-37*

**Integrated optics**

Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. *Chittamuru, S.V.R.*, +, *TCAD May 2021 850-863*

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*

**Integrated optoelectronics**

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X.*, +, *TCAD July 2021 1409-1422*

**Intelligent sensors**

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T.*, +, *TCAD July 2021 1273-1286*

**Interference suppression**

AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K.*, +, *TCAD May 2021 971-984*

**Internet of Things**

Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems. *Pala, D.*, +, *TCAD Aug. 2021 1559-1572*

Improving the Forward Progress of Transient Systems. *Daulby, T.*, +, *TCAD March 2021 444-452*

**Interpolation**

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X.*, +, *TCAD Feb. 2021 205-217*

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*

**Invasive software**

Defending Hardware-Based Malware Detectors Against Adversarial Attacks. *Kuruvila, A.P.*, +, *TCAD Sept. 2021 1727-1739*

Hardware Trojan Detection Using Backside Optical Imaging. *Zhou, B.*, +, *TCAD Jan. 2021 24-37*

On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. *Ma, H.*, +, *TCAD Oct. 2021 1985-1994*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y.*, +, *TCAD July 2021 1287-1300*

**IP networks**

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A.*, +, *TCAD Dec. 2021 2445-2454*

**Iterative methods**

AirNN: A Featherweight Framework for Dynamic Input-Dependent Approximation of CNNs. *Hemmat, M.*, +, *TCAD Oct. 2021 2090-2103*

Analytical Placement Considering the Electron-Beam Fogging Effect. *Chen, J.*, +, *TCAD March 2021 560-573*

Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. *Stefanidis, A.*, +, *TCAD Aug. 2021 1672-1686*

FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W.*, +, *TCAD April 2021 666-679*

Reducing Microfluidic Very Large-Scale Integration (mVLSI) Chip Area by Seam Carving. *Crites, B.*, +, *TCAD Oct. 2021 2104-2116*

**J****JFET circuits**

SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From  $-200^{\circ}\text{C}$  to  $+300^{\circ}\text{C}$ ). *Petrosyants, K.O.*, +, *TCAD April 2021 708-722*

**Jitter**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T.*, +, *TCAD Dec. 2021 2431-2444*

**L****Lab-on-a-chip**

Automatic Design of Droplet-Based Microfluidic Ring Networks. *Fink, G.*, +, *TCAD Feb. 2021 339-349*

DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips. *Liu, C.*, +, *TCAD Jan. 2021 115-128*

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?. *Shayan, M.*, +, *TCAD Jan. 2021 143-156*

**Laplace transforms**

Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S.*, +, *TCAD April 2021 694-707*

**Layout**

- A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H.*, +, *TCAD Dec. 2021 2556-2567*
- Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A.*, +, *TCAD Dec. 2021 2542-2555*
- On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021 2522-2527*

**Learning (artificial intelligence)**

- ReLAccS*: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. *Baranwal, A.R.*, +, *TCAD Sept. 2021 1754-1767*
- A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P.*, +, *TCAD June 2021 1197-1206*
- A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*
- A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C.*, +, *TCAD June 2021 1183-1196*
- A Table-Free Approximate  $Q$ -Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W.*, +, *TCAD Jan. 2021 199-203*
- Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F.*, +, *TCAD Aug. 2021 1626-1639*
- AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K.*, +, *TCAD May 2021 971-984*
- An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. *Hu, W.*, +, *TCAD June 2021 1010-1038*
- Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R.*, +, *TCAD Feb. 2021 386-399*
- Board-Level Functional Fault Identification Using Streaming Data. *Liu, M.*, +, *TCAD Sept. 2021 1920-1933*
- Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H.*, +, *TCAD July 2021 1464-1475*
- Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N.*, +, *TCAD July 2021 1327-1339*
- Defending Hardware-Based Malware Detectors Against Adversarial Attacks. *Kuruvila, A.P.*, +, *TCAD Sept. 2021 1727-1739*
- Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. *Liao, Y.*, +, *TCAD Aug. 2021 1662-1671*
- DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*
- DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. *Lin, Y.*, +, *TCAD April 2021 748-761*
- GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B.*, +, *TCAD Feb. 2021 373-385*
- ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. *Song, Z.*, +, *TCAD Jan. 2021 129-142*
- nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P.*, +, *TCAD Aug. 2021 1573-1585*
- OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. *Liang, Y.*, +, *TCAD Aug. 2021 1648-1661*
- Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*
- Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S.*, +, *TCAD April 2021 694-707*
- REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F.*, +, *TCAD June 2021 1258-1271*
- Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C.*, +, *TCAD July 2021 1495-1499*
- Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J.*, +, *TCAD Sept. 2021 1796-1809*

**Learning systems**

- Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. *Lin, Z.*, +, *TCAD Nov. 2021 2279-2292*

**Linear programming**

- A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*
- Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. *Zhong, Z.*, +, *TCAD Jan. 2021 185-198*
- Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. *Li, M.*, +, *TCAD Feb. 2021 260-273*
- DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs. *Wang, J.*, +, *TCAD Aug. 2021 1613-1625*
- Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*
- Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os. *Liao, Y.*, +, *TCAD March 2021 494-506*
- TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*

**Linux**

- VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P.*, +, *TCAD June 2021 1130-1143*

**Lithography**

- Analytical Placement Considering the Electron-Beam Fogging Effect. *Chen, J.*, +, *TCAD March 2021 560-573*
- Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks. *Liu, K.*, +, *TCAD Oct. 2021 2077-2089*
- Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H.*, +, *TCAD July 2021 1464-1475*
- On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021 2522-2527*
- OpenMPL: An Open-Source Layout Decomposer. *Li, W.*, +, *TCAD Nov. 2021 2331-2344*
- Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors. *Liu, K.*, +, *TCAD June 2021 1244-1257*

**Logic arrays**

- Test Chips With Scan-Based Logic Arrays. *Chen, Y.*, +, *TCAD April 2021 790-802*

**Logic CAD**

- A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*
- Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection. *Ma, H.*, +, *TCAD June 2021 1077-1089*

**Logic circuits**

- A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P.*, +, *TCAD June 2021 1197-1206*
- A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*
- Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021 904-917*
- Evaluating the Security of Delay-Locked Circuits. *Chakraborty, A.*, +, *TCAD April 2021 608-619*
- FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*
- Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L.*, +, *TCAD Oct. 2021 2036-2048*
- Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. *Guo, J.*, +, *TCAD May 2021 931-944*
- STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. *Wang, F.*, +, *TCAD May 2021 864-877*
- Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. *Limaye, N.*, +, *TCAD Sept. 2021 1740-1753*

**Logic design**

- A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*
- A Formal Proof of PG Recurrence Equations of Parallel Adders. *Chen, G.*, +, *TCAD July 2021 1489-1494*
- A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C.*, +, *TCAD June 2021 1183-1196*

- A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*
- Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. *Hyun, G.*, +, *TCAD May 2021 892-903*
- Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. *Stefanidis, A.*, +, *TCAD Aug. 2021 1672-1686*
- Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021 904-917*
- Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level. *Zhang, F.*, +, *TCAD June 2021 1063-1076*
- Evaluating the Security of Delay-Locked Circuits. *Chakraborty, A.*, +, *TCAD April 2021 608-619*
- FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*
- Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 38-51*
- Methodology for Distributed-ROM-Based Implementation of Finite State Machines. *Senhadji-Navarro, R.*, +, *TCAD Nov. 2021 2411-2415*
- Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. *Chen, J.*, +, *TCAD Oct. 2021 2128-2141*
- nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P.*, +, *TCAD Aug. 2021 1573-1585*
- Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y.*, +, *TCAD Oct. 2021 1957-1970*
- RANC: Reconfigurable Architecture for Neuromorphic Computing. *Mack, J.*, +, *TCAD Nov. 2021 2265-2278*
- Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L.*, +, *TCAD Oct. 2021 2036-2048*
- RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y.*, +, *TCAD March 2021 479-493*
- Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. *Guo, J.*, +, *TCAD May 2021 931-944*
- Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M.*, +, *TCAD Nov. 2021 2251-2264*
- STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. *Wang, F.*, +, *TCAD May 2021 864-877*
- Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*
- Three-Input Gates for Logic Synthesis. *Marakkalage, D.S.*, +, *TCAD Oct. 2021 2184-2188*
- Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. *Limaye, N.*, +, *TCAD Sept. 2021 1740-1753*
- Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. *Tan, B.*, +, *TCAD June 2021 1158-1171*
- Trace Logic Locking: Improving the Parametric Space of Logic Locking. *Zuzak, M.*, +, *TCAD Aug. 2021 1531-1544*
- TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*
- Logic gates**
- A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P.*, +, *TCAD June 2021 1197-1206*
- A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*
- A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*
- FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*
- Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 38-51*
- ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A.*, +, *TCAD Dec. 2021 2445-2454*
- Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*
- Three-Input Gates for Logic Synthesis. *Marakkalage, D.S.*, +, *TCAD Oct. 2021 2184-2188*
- Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. *Limaye, N.*, +, *TCAD Sept. 2021 1740-1753*
- Logic testing**
- Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F.*, +, *TCAD Aug. 2021 1626-1639*
- Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F.*, +, *TCAD March 2021 584-597*
- FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*
- Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. *Pomeranz, I.*, +, *TCAD Aug. 2021 1711-1720*
- Maximal Independent Fault Set for Gate-Exhaustive Faults. *Pomeranz, I.*, *TCAD March 2021 598-602*
- Padding of LFSR Seeds for Reduced Input Test Data Volume. *Pomeranz, I.*, *TCAD May 2021 1004-1008*
- PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests. *Pomeranz, I.*, *TCAD April 2021 803-807*
- Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M.*, +, *TCAD Nov. 2021 2251-2264*
- Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*
- Test Chips With Scan-Based Logic Arrays. *Chen, Y.*, +, *TCAD April 2021 790-802*
- Low-pass filters**
- Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCH. *Alaybeyoglu, E.*, +, *TCAD Nov. 2021 2199-2210*
- Low-power electronics**
- A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*
- Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. *Hyun, G.*, +, *TCAD May 2021 892-903*
- An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. *Gan, P.*, +, *TCAD June 2021 1172-1182*
- Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators. *Asadikouhanjani, M.*, +, *TCAD Sept. 2021 1947-1951*
- FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*
- Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon. *Rani, K.*, +, *TCAD April 2021 633-645*
- Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H.*, +, *TCAD Aug. 2021 1701-1710*
- Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs. *Zhang, H.*, +, *TCAD Feb. 2021 274-286*
- Reducing SRAM Reading Power With Column Data Segment and Weights Correlation Enhancement for CNN Processing. *Xu, H.*, +, *TCAD Nov. 2021 2237-2250*
- RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y.*, +, *TCAD March 2021 479-493*
- Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. *Guo, J.*, +, *TCAD May 2021 931-944*
- Lyapunov methods**
- On the Stability of Analog ReLU Networks. *Elfadel, I.M.*, *TCAD Nov. 2021 2426-2430*
- Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. *Urabe, N.*, +, *TCAD Sept. 2021 1934-1946*

## M

**Magnetoresistive devices**

A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*

**Masks**

Analytical Placement Considering the Electron-Beam Fogging Effect. *Chen, J.*, +, *TCAD March 2021 560-573*

Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H.*, +, *TCAD July 2021 1464-1475*

From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H.*, +, *TCAD May 2021 957-970*

GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B.*, +, *TCAD Feb. 2021 373-385*

Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials. *Jiang, Y.*, +, *TCAD Feb. 2021 400-404*

Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*

**Matrix algebra**

Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*

On the Stability of Analog ReLU Networks. *Elfadel, I.M.*, *TCAD Nov. 2021 2426-2430*

**Matrix decomposition**

GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W.*, +, *TCAD Nov. 2021 2320-2330*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W.*, +, *TCAD Sept. 2021 1864-1873*

**Matrix multiplication**

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*

CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. *Wen, S.*, +, *TCAD Aug. 2021 1640-1647*

Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. *Zhang, B.*, +, *TCAD May 2021 836-849*

Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. *Liao, Y.*, +, *TCAD Aug. 2021 1662-1671*

RANC: Reconfigurable Architecture for Neuromorphic Computing. *Mack, J.*, +, *TCAD Nov. 2021 2265-2278*

RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S.*, +, *TCAD Feb. 2021 326-338*

**Maximum entropy methods**

Information Entropy-Based Leakage Profiling. *Ou, C.*, +, *TCAD June 2021 1052-1062*

**Maximum likelihood estimation**

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T.*, +, *TCAD July 2021 1273-1286*

**Medical image processing**

FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W.*, +, *TCAD April 2021 666-679*

**Memory architecture**

AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K.*, +, *TCAD May 2021 971-984*

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*

Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID. *Shen, Z.*, +, *TCAD July 2021 1395-1408*

**Memory management**

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z.*, +, *TCAD Nov. 2021 2357-2371*

Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, .*, +, *TCAD Dec. 2021 2455-2466*

**Memristor circuits**

Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H.*, +, *TCAD Aug. 2021 1701-1710*

**Memristors**

A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory. *Pan, C.*, +, *TCAD March 2021 521-532*

CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. *Wen, S.*, +, *TCAD Aug. 2021 1640-1647*

Flux Controlled Floating Memristor Employing VDTA: Incremental or Decremental Operation. *Vista, J.*, +, *TCAD Feb. 2021 364-372*

ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. *Song, Z.*, +, *TCAD Jan. 2021 129-142*

Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. *An, H.*, +, *TCAD March 2021 574-583*

**Message authentication**

CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z.*, +, *TCAD July 2021 1340-1353*

**Message passing**

Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs. *Shen, M.*, +, *TCAD Sept. 2021 1850-1863*

**Meta data**

CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z.*, +, *TCAD July 2021 1340-1353*

**Microchannel flow**

Dynamic Radial Placement and Routing in Paper Microfluidics. *Potter, J.*, +, *TCAD Oct. 2021 1971-1984*

**Microcontrollers**

SNR-Centric Power Trace Extractors for Side-Channel Attacks. *Ou, C.*, +, *TCAD April 2021 620-632*

**Microelectrodes**

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

**Microfabrication**

Dynamic Radial Placement and Routing in Paper Microfluidics. *Potter, J.*, +, *TCAD Oct. 2021 1971-1984*

**Microfluidics**

Automatic Design of Droplet-Based Microfluidic Ring Networks. *Fink, G.*, +, *TCAD Feb. 2021 339-349*

DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips. *Liu, C.*, +, *TCAD Jan. 2021 115-128*

Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. *Zhong, Z.*, +, *TCAD Oct. 2021 2063-2076*

How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?. *Shayan, M.*, +, *TCAD Jan. 2021 143-156*

Reducing Microfluidic Very Large-Scale Integration (mVLSI) Chip Area by Seam Carving. *Crites, B.*, +, *TCAD Oct. 2021 2104-2116*

**Microprocessor chips**

A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W.*, +, *TCAD Jan. 2021 199-203*

Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs. *de Prado, M.*, +, *TCAD Nov. 2021 2293-2305*

nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P.*, +, *TCAD Aug. 2021 1573-1585*

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multi-core Platform. *Ranjbar, B.*, +, *TCAD Oct. 2021 2009-2023*

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. *Leng, J.*, +, *TCAD Jan. 2021 171-184*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W.*, +, *TCAD Sept. 2021 1864-1873*

Trace Logic Locking: Improving the Parametric Space of Logic Locking. *Zuzak, M.*, +, *TCAD Aug. 2021 1531-1544*

VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P., +, TCAD June 2021 1130-1143*

#### Microprocessors

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A., +, TCAD Dec. 2021 2445-2454*

#### Microwave filters

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X., +, TCAD Feb. 2021 205-217*

#### Middleware

Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory. *Zhang, R., +, TCAD Oct. 2021 2024-2035*

Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C., +, TCAD July 2021 1495-1499*

#### Mixed analog digital integrated circuits

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J., +, TCAD May 2021 822-835*

Recurrence in Dense-Time AMS Assertions. *Sanyal, S., +, TCAD Nov. 2021 2416-2420*

#### Mixing

Automatic Design of Droplet-Based Microfluidic Ring Networks. *Fink, G., +, TCAD Feb. 2021 339-349*

#### Mobile computing

DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications. *Xu, Z., +, TCAD Feb. 2021 246-259*

Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications. *Dai, Y., +, TCAD March 2021 453-466*

#### Mobile robots

REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F., +, TCAD June 2021 1258-1271*

#### MOS capacitors

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M., +, TCAD Oct. 2021 2117-2127*

#### MOSFET

An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. *Gan, P., +, TCAD June 2021 1172-1182*

Defect-Oriented Test: Effectiveness in High Volume Manufacturing. *Hapke, F., +, TCAD March 2021 584-597*

#### MOSFET circuits

SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From -200 °C to +300 °C). *Petrosyants, K.O., +, TCAD April 2021 708-722*

#### MRAM devices

A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM. *Hosseini, F.S., +, TCAD Aug. 2021 1545-1558*

#### Multichip modules

Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs. *Wu, S., +, TCAD Jan. 2021 87-100*

#### Multicore processing

Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs" [Jan 21 171-184]. *Leng, J., +, TCAD June 2021 1272*

#### Multilayer perceptrons

ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. *Song, Z., +, TCAD Jan. 2021 129-142*

#### Multiprocessing systems

Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs. *de Prado, M., +, TCAD Nov. 2021 2293-2305*

Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. *Li, M., +, TCAD Feb. 2021 260-273*

Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale. *Huang, T., +, TCAD Aug. 2021 1687-1700*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*

Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S., +, TCAD April 2021 694-707*

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multi-core Platform. *Ranjbar, B., +, TCAD Oct. 2021 2009-2023*

PROWAVES: Proactive Runtime Wavelength Selection for Energy-Efficient Photonic NoCs. *Narayan, A., +, TCAD Oct. 2021 2156-2169*

READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems. *Saber-Latibari, J., +, TCAD April 2021 646-654*

Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip. *Chen, P., +, TCAD July 2021 1381-1394*

Rescuing RRAM-Based Computing From Static and Dynamic Faults. *Lin, J., +, TCAD Oct. 2021 2049-2062*

#### N

#### NAND circuits

An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs. *Wang, S., +, TCAD March 2021 430-443*

Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory. *Zhang, R., +, TCAD Oct. 2021 2024-2035*

DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W., +, TCAD Jan. 2021 66-77*

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y., +, TCAD July 2021 1354-1366*

Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. *Chen, S., +, TCAD Feb. 2021 218-231*

SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs. *Cui, J., +, TCAD Jan. 2021 52-65*

#### Nanoelectronics

FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U., +, TCAD March 2021 467-478*

#### Nanomagnetics

FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U., +, TCAD March 2021 467-478*

#### Network routing

ADAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C., +, TCAD March 2021 533-546*

A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W., +, TCAD Jan. 2021 199-203*

Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. *Wang, J., +, TCAD Sept. 2021 1836-1849*

Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs. *Shen, M., +, TCAD Sept. 2021 1850-1863*

Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. *Li, M., +, TCAD Feb. 2021 260-273*

Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H., +, TCAD Oct. 2021 1995-2008*

Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits. *Yan, J., TCAD May 2021 945-956*

RANC: Reconfigurable Architecture for Neuromorphic Computing. *Mack, J., +, TCAD Nov. 2021 2265-2278*

SAT-Based On-Track Bus Routing. *Zhang, H., +, TCAD April 2021 735-747*

Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection. *Ma, H., +, TCAD June 2021 1077-1089*

Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M., +, TCAD Nov. 2021 2251-2264*

TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M., +, TCAD Aug. 2021 1600-1612*

TritonRoute: The Open-Source Detailed Router. *Kahng, A.B., +, TCAD March 2021 547-559*

#### Network-on-chip

A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs. *Wu, Y., +, TCAD Oct. 2021 2170-2183*

A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W., +, TCAD Jan. 2021 199-203*

An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y., +, TCAD May 2021 918-930*

Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. *Wang, J., +, TCAD Sept. 2021 1836-1849*

- Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. *Li, M., +, TCAD Feb. 2021 260-273*
- Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators. *Asadikouhanjani, M., +, TCAD Sept. 2021 1947-1951*
- Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. *Chittamuru, S.V.R., +, TCAD May 2021 850-863*
- Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon. *Rani, K., +, TCAD April 2021 633-645*
- Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y., +, TCAD Oct. 2021 1957-1970*
- PROWAVES: Proactive Runtime Wavelength Selection for Energy-Efficient Photonic NoCs. *Narayan, A., +, TCAD Oct. 2021 2156-2169*
- Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip. *Chen, P., +, TCAD July 2021 1381-1394*
- WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip. *Rout, S.S., +, TCAD Nov. 2021 2372-2385*
- Neural chips**
- A Compact Gated-Synapse Model for Neuromorphic Circuits. *Jones, A., +, TCAD Sept. 2021 1887-1895*
- A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory. *Pan, C., +, TCAD March 2021 521-532*
- AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K., +, TCAD May 2021 971-984*
- Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N., +, TCAD May 2021 904-917*
- Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. *Liao, Y., +, TCAD Aug. 2021 1662-1671*
- Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. *Cao, W., +, TCAD May 2021 808-821*
- ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. *Song, Z., +, TCAD Jan. 2021 129-142*
- Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H., +, TCAD Aug. 2021 1701-1710*
- Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. *An, H., +, TCAD March 2021 574-583*
- RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S., +, TCAD Feb. 2021 326-338*
- Neural network architecture**
- Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble. *Jiang, Y., +, TCAD July 2021 1476-1488*
- Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M., +, TCAD Jan. 2021 1-10*
- Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J., +, TCAD Sept. 2021 1796-1809*
- Neural networks**
- A Compact Gated-Synapse Model for Neuromorphic Circuits. *Jones, A., +, TCAD Sept. 2021 1887-1895*
- Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. *Lin, N., +, TCAD July 2021 1327-1339*
- CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. *Shan, J., +, TCAD Feb. 2021 301-314*
- DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*
- GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B., +, TCAD Feb. 2021 373-385*
- ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. *Song, Z., +, TCAD Jan. 2021 129-142*
- Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. *Shashank Ram, O.V.S., +, TCAD April 2021 723-734*
- On the Stability of Analog ReLU Networks. *Elfadel, I.M., TCAD Nov. 2021 2426-2430*
- REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F., +, TCAD June 2021 1258-1271*
- Rescuing RRAM-Based Computing From Static and Dynamic Faults. *Lin, J., +, TCAD Oct. 2021 2049-2062*
- Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. *An, H., +, TCAD March 2021 574-583*
- Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y., +, TCAD Dec. 2021 2495-2507*
- Neuromorphic engineering**
- RANC: Reconfigurable Architecture for Neuromorphic Computing. *Mack, J., +, TCAD Nov. 2021 2265-2278*
- Nonlinear equations**
- Synchronization of Continuous Time and Discrete Events Simulation in SystemC. *Fernandez-Mesa, B., +, TCAD July 2021 1450-1463*
- Nonlinear programming**
- An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T., +, TCAD Aug. 2021 1511-1524*
- CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. *Shan, J., +, TCAD Feb. 2021 301-314*
- Nonvolatile memory**
- Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, ., +, TCAD Dec. 2021 2455-2466*
- Nucleation**
- Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X., +, TCAD March 2021 507-520*
- O**
- Object detection**
- REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F., +, TCAD June 2021 1258-1271*
- Object recognition**
- Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. *Wang, C., +, TCAD July 2021 1495-1499*
- Operating system kernels**
- VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P., +, TCAD June 2021 1130-1143*
- Operational amplifiers**
- A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory. *Pan, C., +, TCAD March 2021 521-532*
- Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J., +, TCAD May 2021 822-835*
- Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCII. *Alaybeyoglu, E., +, TCAD Nov. 2021 2199-2210*
- Flux Controlled Floating Memristor Employing VDTA: Incremental or Decremental Operation. *Vista, J., +, TCAD Feb. 2021 364-372*
- Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H., +, TCAD Aug. 2021 1701-1710*
- Optical crosstalk**
- Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z., +, TCAD Jan. 2021 101-114*
- Optical feedback**
- Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X., +, TCAD July 2021 1409-1422*
- Optical images**
- Hardware Trojan Detection Using Backside Optical Imaging. *Zhou, B., +, TCAD Jan. 2021 24-37*
- Optical interconnections**
- A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W., +, TCAD Jan. 2021 199-203*

Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. *Li, M.*, +, *TCAD Feb. 2021 260-273*

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X.*, +, *TCAD July 2021 1409-1422*

#### Optical resonators

Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. *Chittamuru, S.V.R.*, +, *TCAD May 2021 850-863*

#### Optical switches

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X.*, +, *TCAD July 2021 1409-1422*

#### Optical tuning

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X.*, +, *TCAD July 2021 1409-1422*

#### Optical waveguides

Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. *Chittamuru, S.V.R.*, +, *TCAD May 2021 850-863*

#### Optimization

ReLAccS: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. *Baranwal, A.R.*, +, *TCAD Sept. 2021 1754-1767*

A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C.*, +, *TCAD March 2021 533-546*

A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method. *Cai, J.*, +, *TCAD March 2021 603-607*

A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S.*, +, *TCAD Nov. 2021 2386-2399*

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z.*, +, *TCAD Nov. 2021 2357-2371*

Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. *Wang, J.*, +, *TCAD Sept. 2021 1836-1849*

Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs. *de Prado, M.*, +, *TCAD Nov. 2021 2293-2305*

Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. *Stefanidis, A.*, +, *TCAD Aug. 2021 1672-1686*

Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R.*, +, *TCAD Feb. 2021 386-399*

CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. *Shan, J.*, +, *TCAD Feb. 2021 301-314*

Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. *Zhang, B.*, +, *TCAD May 2021 836-849*

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W.*, +, *TCAD Nov. 2021 2320-2330*

iCheck: Progressive Checkpointing for Intermittent Systems. *Lim, W.S.*, +, *TCAD Nov. 2021 2224-2236*

Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A.*, +, *TCAD Dec. 2021 2542-2555*

OpenMPL: An Open-Source Layout Decomposer. *Li, W.*, +, *TCAD Nov. 2021 2331-2344*

SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. *Lee, D.*, +, *TCAD Oct. 2021 2142-2155*

The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks. *Ou, C.*, +, *TCAD June 2021 1039-1051*

#### Oscillators

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. *Shanta, A.S.*, +, *TCAD March 2021 405-418*

## P

#### Parallel algorithms

Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers. *Xu, G.*, +, *TCAD June 2021 1102-1116*

#### Parallel architectures

Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs" [Jan 21 171-184]. *Leng, J.*, +, *TCAD June 2021 1272*

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y.*, +, *TCAD July 2021 1354-1366*

Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Non-volatile Memories. *Yang, C.*, +, *TCAD July 2021 1367-1380*

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. *Leng, J.*, +, *TCAD Jan. 2021 171-184*

#### Parallel processing

Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale. *Huang, T.*, +, *TCAD Aug. 2021 1687-1700*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*

GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W.*, +, *TCAD Nov. 2021 2320-2330*

OpenTimer v2: A New Parallel Incremental Timing Analysis Engine. *Huang, T.*, +, *TCAD April 2021 776-789*

#### Parallel programming

Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale. *Huang, T.*, +, *TCAD Aug. 2021 1687-1700*

#### Pareto optimization

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

#### Partial differential equations

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L.*, +, *TCAD Feb. 2021 350-363*

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

#### Patient diagnosis

Dynamic Radial Placement and Routing in Paper Microfluidics. *Potter, J.*, +, *TCAD Oct. 2021 1971-1984*

#### Pattern classification

Attack-Aware Detection and Defense to Resist Adversarial Examples. *Jiang, W.*, +, *TCAD Oct. 2021 2194-2198*

Board-Level Functional Fault Identification Using Streaming Data. *Liu, M.*, +, *TCAD Sept. 2021 1920-1933*

Multilabel Deep Learning-Based Side-Channel Attack. *Zhang, L.*, +, *TCAD June 2021 1207-1216*

#### Pattern clustering

Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S.*, +, *TCAD April 2021 694-707*

#### Pattern formation

On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021 2522-2527*

#### Performance evaluation

Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, .*, +, *TCAD Dec. 2021 2455-2466*

CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z.*, +, *TCAD July 2021 1340-1353*

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J.*, +, *TCAD Dec. 2021 2528-2541*

Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I.*, +, *TCAD Dec. 2021 2467-2480*

#### Phantoms

FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. *Zhang, W.*, +, *TCAD April 2021 666-679*

**Photolithography**

GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. *Alawieh, M.B.*, +, *TCAD Feb. 2021 373-385*

Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*

**Photonic switching systems**

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*

**Piecewise linear techniques**

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L.*, +, *TCAD Feb. 2021 350-363*

**Pipeline arithmetic**

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*

**Pipeline processing**

Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. *Li, L.*, +, *TCAD July 2021 1437-1449*

Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel. *Zhang, Y.*, +, *TCAD Feb. 2021 287-300*

Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. *Cao, W.*, +, *TCAD May 2021 808-821*

**Planarization**

A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method. *Cai, J.*, +, *TCAD March 2021 603-607*

**Polymer blends**

Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials. *Jiang, Y.*, +, *TCAD Feb. 2021 400-404*

Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y.*, +, *TCAD Sept. 2021 1909-1919*

**Polynomials**

Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. *Shashank Ram, O.V.S.*, +, *TCAD April 2021 723-734*

**Power aware computing**

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S.*, +, *TCAD Sept. 2021 1874-1886*

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

Energy-Aware Mixed-criticality Sporadic Task Scheduling Algorithm. *Zhang, Y.*, *TCAD Jan. 2021 78-86*

Improving the Forward Progress of Transient Systems. *Daulby, T.*, +, *TCAD March 2021 444-452*

Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. *Ha, M.*, +, *TCAD Jan. 2021 1-10*

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multi-core Platform. *Ranjbar, B.*, +, *TCAD Oct. 2021 2009-2023*

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. *Leng, J.*, +, *TCAD Jan. 2021 171-184*

PROWAVES: Proactive Runtime Wavelength Selection for Energy-Efficient Photonic NoCs. *Narayan, A.*, +, *TCAD Oct. 2021 2156-2169*

READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems. *Saber-Latibari, J.*, +, *TCAD April 2021 646-654*

SeFAc2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds. *Sharmin Snigdha, F.*, +, *TCAD July 2021 1423-1436*

Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J.*, +, *TCAD Sept. 2021 1796-1809*

VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P.*, +, *TCAD June 2021 1130-1143*

**Power capacitors**

iCheck: Progressive Checkpointing for Intermittent Systems. *Lim, W.S.*, +, *TCAD Nov. 2021 2224-2236*

**Power consumption**

Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. *Ran, H.*, +, *TCAD Aug. 2021 1701-1710*

Reducing SRAM Reading Power With Column Data Segment and Weights Correlation Enhancement for CNN Processing. *Xu, H.*, +, *TCAD Nov. 2021 2237-2250*

Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. *An, H.*, +, *TCAD March 2021 574-583*

RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. *Nasser, Y.*, +, *TCAD March 2021 479-493*

SNR-Centric Power Trace Extractors for Side-Channel Attacks. *Ou, C.*, +, *TCAD April 2021 620-632*

**Power demand**

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z.*, +, *TCAD Nov. 2021 2357-2371*

Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, .*, +, *TCAD Dec. 2021 2455-2466*

Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs" [Jan 21 171-184]. *Leng, J.*, +, *TCAD June 2021 1272*

**Power dissipation**

Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K.*, +, *TCAD Dec. 2021 2508-2521*

**Power grids**

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

**Power system security**

How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips?. *Shayan, M.*, +, *TCAD Jan. 2021 143-156*

**Power system transients**

Improving the Forward Progress of Transient Systems. *Daulby, T.*, +, *TCAD March 2021 444-452*

**Predictive models**

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X.*, +, *TCAD Nov. 2021 2211-2223*

**Private key cryptography**

hPRESS: A Hardware-Enhanced Proxy Re-Encryption Scheme Using Secure Enclave. *Zhang, F.*, +, *TCAD June 2021 1144-1157*

**Probability**

A Design Framework for Invertible Logic. *Onizawa, N.*, +, *TCAD April 2021 655-665*

A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard. *Zheng, S.*, +, *TCAD June 2021 1117-1129*

Enhanced Design Debugging With Assistance From Guidance-Based Model Checking. *Vineesh, V.S.*, +, *TCAD May 2021 985-998*

Information Entropy-Based Leakage Profiling. *Ou, C.*, +, *TCAD June 2021 1052-1062*

The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks. *Ou, C.*, +, *TCAD June 2021 1039-1051*

Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. *Urabe, N.*, +, *TCAD Sept. 2021 1934-1946*

**Processor scheduling**

Energy-Aware Mixed-criticality Sporadic Task Scheduling Algorithm. *Zhang, Y.*, *TCAD Jan. 2021 78-86*

Limited Busy Periods in Response Time Analysis for Tasks Under Global EDF Scheduling. *Zhou, Q.*, +, *TCAD Feb. 2021 232-245*

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multi-core Platform. *Ranjbar, B.*, +, *TCAD Oct. 2021 2009-2023*

READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems. *Saber-Latibari, J.*, +, *TCAD April 2021 646-654*

**Program compilers**

A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM. *Hosseini, F.S.*, +, *TCAD Aug. 2021 1545-1558*

**Program control structures**

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*

**Program debugging**

Enhanced Design Debugging With Assistance From Guidance-Based Model Checking. *Vineesh, V.S., +, TCAD May 2021 985-998*

**Program processors**

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z., +, TCAD Nov. 2021 2357-2371*

**Program testing**

Black-Box Test-Cost Reduction Based on Bayesian Network Models. *Pan, R., +, TCAD Feb. 2021 386-399*

**Program verification**

Enhanced Design Debugging With Assistance From Guidance-Based Model Checking. *Vineesh, V.S., +, TCAD May 2021 985-998*

**Programmable circuits**

Padding of LFSR Seeds for Reduced Input Test Data Volume. *Pomeranz, I., TCAD May 2021 1004-1008*

**Programming**

Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I., +, TCAD Dec. 2021 2467-2480*

**Proximity effect (lithography)**

From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H., +, TCAD May 2021 957-970*

**Public key cryptography**

Reliable Architectures for Composite-Field-Oriented Constructions of McElice Post-Quantum Cryptography on FPGA. *Cintas Canto, A., +, TCAD May 2021 999-1003*

VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P., +, TCAD June 2021 1130-1143*

**Q****Quadratic programming**

A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method. *Cai, J., +, TCAD March 2021 603-607*

**Quantization (signal)**

Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. *Cao, W., +, TCAD May 2021 808-821*

**Quantum computing**

2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning. *Kashyap, P., +, TCAD June 2021 1217-1229*

Advanced Equivalence Checking for Quantum Circuits. *Burgholzer, L., +, TCAD Sept. 2021 1810-1824*

Exploring the Potential Benefits of Alternative Quantum Computing Architectures. *Deb, A., +, TCAD Sept. 2021 1825-1835*

**Quantum cryptography**

Reliable Architectures for Composite-Field-Oriented Constructions of McElice Post-Quantum Cryptography on FPGA. *Cintas Canto, A., +, TCAD May 2021 999-1003*

**Quantum gates**

Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M., +, TCAD Nov. 2021 2251-2264*

**R****Radio transmitters**

Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Under-sampled Acquisition. *Vayssade, T., +, TCAD Nov. 2021 2400-2410*

**Radiofrequency power amplifiers**

RF Switched-Capacitor Power Amplifier Modeling. *Sotiriadis, P.P., +, TCAD Aug. 2021 1525-1530*

**RAID**

Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID. *Shen, Z., +, TCAD July 2021 1395-1408*

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y., +, TCAD July 2021 1354-1366*

**Random access memory**

Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B<sup>+</sup>-Tree Indexing Scheme Over an NVRAM-Based Architecture. *Dharamjeet, ., +, TCAD Dec. 2021 2455-2466*

Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y., +, TCAD Dec. 2021 2495-2507*

Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I., +, TCAD Dec. 2021 2467-2480*

**Random number generation**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T., +, TCAD Dec. 2021 2431-2444*

A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C., +, TCAD June 2021 1183-1196*

**Random-access storage**

CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z., +, TCAD July 2021 1340-1353*

CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. *Hoseinghorban, A., +, TCAD March 2021 419-429*

DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training. *Peng, X., +, TCAD Nov. 2021 2306-2319*

Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems. *Pala, D., +, TCAD Aug. 2021 1559-1572*

ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. *Song, Z., +, TCAD Jan. 2021 129-142*

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y., +, TCAD July 2021 1354-1366*

Rescuing RRAM-Based Computing From Static and Dynamic Faults. *Lin, J., +, TCAD Oct. 2021 2049-2062*

**Read-only storage**

Methodology for Distributed-ROM-Based Implementation of Finite State Machines. *Senhadji-Navarro, R., +, TCAD Nov. 2021 2411-2415*

**Real-time systems**

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J., +, TCAD Dec. 2021 2481-2494*

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J., +, TCAD Dec. 2021 2481-2494*

Energy-Aware Mixed-criticality Sporadic Task Scheduling Algorithm. *Zhang, Y., TCAD Jan. 2021 78-86*

Limited Busy Periods in Response Time Analysis for Tasks Under Global EDF Scheduling. *Zhou, Q., +, TCAD Feb. 2021 232-245*

Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip. *Chen, P., +, TCAD July 2021 1381-1394*

**Recommender systems**

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W., +, TCAD Sept. 2021 1864-1873*

**Reconfigurable architectures**

Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs. *Zhang, H., +, TCAD Feb. 2021 274-286*

RANC: Reconfigurable Architecture for Neuromorphic Computing. *Mack, J., +, TCAD Nov. 2021 2265-2278*

Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip. *Chen, P., +, TCAD July 2021 1381-1394*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W., +, TCAD Sept. 2021 1864-1873*

**Recurrent neural networks**

Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. *Sadiqbatcha, S., +, TCAD April 2021 694-707*

**Redundancy**

A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC. *Ni, T., +, TCAD Sept. 2021 1952-1956*

TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs. *Maity, D.K., +, TCAD Aug. 2021 1500-1510*

**Reference circuits**

An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. *Gan, P., +, TCAD June 2021 1172-1182*

**Regression analysis**

A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P., +, TCAD June 2021 1197-1206*

Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. *Wang, J., +, TCAD Sept. 2021 1836-1849*

Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. *Liao, Y., +, TCAD Aug. 2021 1662-1671*

Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. *Shashank Ram, O.V.S., +, TCAD April 2021 723-734*

**Relays**

A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S., +, TCAD Nov. 2021 2386-2399*

**Reliability**

Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID. *Shen, Z., +, TCAD July 2021 1395-1408*

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X., +, TCAD July 2021 1409-1422*

**Resistance**

Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. *Sun, Y., +, TCAD Dec. 2021 2495-2507*

**Resistive RAM**

AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. *Joardar, B.K., +, TCAD May 2021 971-984*

Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel. *Zhang, Y., +, TCAD Feb. 2021 287-300*

Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory. *Wang, C., +, TCAD April 2021 762-775*

RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. *Jain, S., +, TCAD Feb. 2021 326-338*

STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. *Wang, F., +, TCAD May 2021 864-877*

**Resource allocation**

Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs. *Shen, M., +, TCAD Sept. 2021 1850-1863*

DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications. *Xu, Z., +, TCAD Feb. 2021 246-259*

**Reverse engineering**

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J., +, TCAD May 2021 822-835*

**Ridge waveguides**

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X., +, TCAD Feb. 2021 205-217*

**Ring oscillators**

Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F., +, TCAD Aug. 2021 1626-1639*

**Routing**

A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H., +, TCAD Dec. 2021 2556-2567*

Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K., +, TCAD Dec. 2021 2508-2521*

**S****Safety-critical software**

Attack-Aware Detection and Defense to Resist Adversarial Examples. *Jiang, W., +, TCAD Oct. 2021 2194-2198*

**Scanning electron microscopy**

From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. *Shao, H., +, TCAD May 2021 957-970*

**Scheduling**

Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. *Zhong, Z., +, TCAD Jan. 2021 185-198*

Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip. *Chen, P., +, TCAD July 2021 1381-1394*

**Scheduling algorithms**

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J., +, TCAD Dec. 2021 2481-2494*

**Search problems**

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y., +, TCAD Oct. 2021 1957-1970*

Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. *Aksoy, L., +, TCAD Oct. 2021 2036-2048*

SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. *Lee, D., +, TCAD Oct. 2021 2142-2155*

**Security**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T., +, TCAD Dec. 2021 2431-2444*

An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. *Gan, P., +, TCAD June 2021 1172-1182*

An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. *Hu, W., +, TCAD June 2021 1010-1038*

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J., +, TCAD May 2021 822-835*

Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks. *Liu, K., +, TCAD Oct. 2021 2077-2089*

Hardware Trojan Detection Using Backside Optical Imaging. *Zhou, B., +, TCAD Jan. 2021 24-37*

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A., +, TCAD Dec. 2021 2445-2454*

Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. *Limaye, N., +, TCAD Sept. 2021 1740-1753*

Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. *Tan, B., +, TCAD June 2021 1158-1171*

**Security of data**

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H., +, TCAD July 2021 1315-1326*

hPRESS: A Hardware-Enhanced Proxy Re-Encryption Scheme Using Secure Enclave. *Zhang, F., +, TCAD June 2021 1144-1157*

Practical Attacks on Deep Neural Networks by Memory Trojaning. *Hu, X., +, TCAD June 2021 1230-1243*

**Self-assembly**

Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials. *Jiang, Y., +, TCAD Feb. 2021 400-404*

Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. *Lin, Y., +, TCAD Sept. 2021 1909-1919*

**Semiconductor device measurement**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T., +, TCAD Dec. 2021 2431-2444*

**Semiconductor device models**

A Compact Gated-Synapse Model for Neuromorphic Circuits. *Jones, A., +, TCAD Sept. 2021 1887-1895*

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M., +, TCAD Oct. 2021 2117-2127*

**Sensitivity analysis**

An LDE-Aware  $g_m/I_D$ -Based Hybrid Sizing Method for Analog Integrated Circuits. *Liao, T., +, TCAD Aug. 2021 1511-1524*

**Sensors**

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H., +, TCAD July 2021 1315-1326*

**Sequential analysis**

A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. *Chi, H.*, +, *TCAD Dec. 2021 2556-2567*

**Sequential circuits**

FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. *Garlando, U.*, +, *TCAD March 2021 467-478*

ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. *Saha, A.*, +, *TCAD Dec. 2021 2445-2454*

Synthesis of Hidden State Transitions for Sequential Logic Locking. *Juretus, K.*, +, *TCAD Jan. 2021 11-23*

**Servers**

Efficient Federated Learning for Cloud-Based AIoT Applications. *Zhang, X.*, +, *TCAD Nov. 2021 2211-2223*

**Set theory**

Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. *Hyun, G.*, +, *TCAD May 2021 892-903*

Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021 904-917*

**Shift registers**

Padding of LFSR Seeds for Reduced Input Test Data Volume. *Pomeranz, I.*, *TCAD May 2021 1004-1008*

**Sigma-delta modulation**

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J.*, +, *TCAD May 2021 822-835*

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*

**Signal reconstruction**

Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Under-sampled Acquisition. *Vayssade, T.*, +, *TCAD Nov. 2021 2400-2410*

**Signal sampling**

Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021 315-325*

**Silicon**

Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. *Wang, J.*, +, *TCAD Sept. 2021 1836-1849*

Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. *Wang, Z.*, +, *TCAD Jan. 2021 101-114*

Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. *Chen, X.*, +, *TCAD July 2021 1409-1422*

**Simulated annealing**

TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. *Canesche, M.*, +, *TCAD Aug. 2021 1600-1612*

**Singular value decomposition**

Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. *Gu, J.*, +, *TCAD Sept. 2021 1796-1809*

**Sizing (materials processing)**

Analog and Mixed-Signal IC Security via Sizing Camouflaging. *Leonhard, J.*, +, *TCAD May 2021 822-835*

**Skin**

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J.*, +, *TCAD Dec. 2021 2528-2541*

**Smart phones**

DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications. *Xu, Z.*, +, *TCAD Feb. 2021 246-259*

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J.*, +, *TCAD Dec. 2021 2528-2541*

Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications. *Dai, Y.*, +, *TCAD March 2021 453-466*

**Software radio**

DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs. *Wang, J.*, +, *TCAD Aug. 2021 1613-1625*

**Solid state drives**

An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs. *Wang, S.*, +, *TCAD March 2021 430-443*

DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W.*, +, *TCAD Jan. 2021 66-77*

Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs. *Wu, S.*, +, *TCAD Jan. 2021 87-100*

Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID. *Shen, Z.*, +, *TCAD July 2021 1395-1408*

SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs. *Cui, J.*, +, *TCAD Jan. 2021 52-65*

Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I.*, +, *TCAD Dec. 2021 2467-2480*

**Sparse matrices**

GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W.*, +, *TCAD Nov. 2021 2320-2330*

nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P.*, +, *TCAD Aug. 2021 1573-1585*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W.*, +, *TCAD Sept. 2021 1864-1873*

**Specification languages**

Recurrence in Dense-Time AMS Assertions. *Sanyal, S.*, +, *TCAD Nov. 2021 2416-2420*

**SPICE**

A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. *Maheshwari, S.*, +, *TCAD Aug. 2021 1721-1725*

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M.*, +, *TCAD Oct. 2021 2117-2127*

GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. *Lee, W.*, +, *TCAD Nov. 2021 2320-2330*

SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From -200 °C to +300 °C). *Petrosyants, K.O.*, +, *TCAD April 2021 708-722*

**SRAM chips**

CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. *Hoseinghorban, A.*, +, *TCAD March 2021 419-429*

Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon. *Rani, K.*, +, *TCAD April 2021 633-645*

Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs. *Zhang, H.*, +, *TCAD Feb. 2021 274-286*

Reducing SRAM Reading Power With Column Data Segmentation and Weights Correlation Enhancement for CNN Processing. *Xu, H.*, +, *TCAD Nov. 2021 2237-2250*

**State-space methods**

RF Switched-Capacitor Power Amplifier Modeling. *Sotiriadis, P.P.*, +, *TCAD Aug. 2021 1525-1530*

**Statistical analysis**

Information Entropy-Based Leakage Profiling. *Ou, C.*, +, *TCAD June 2021 1052-1062*

On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. *Ma, H.*, +, *TCAD Oct. 2021 1985-1994*

Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers. *Xu, G.*, +, *TCAD June 2021 1102-1116*

Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. *Guo, J.*, +, *TCAD May 2021 931-944*

**Stochastic processes**

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T.*, +, *TCAD Dec. 2021 2431-2444*

**Storage management**

Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory. *Zhang, R.*, +, *TCAD Oct. 2021 2024-2035*

DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. *Marchisio, A.*, +, *TCAD Sept. 2021 1768-1781*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P.*, +, *TCAD Aug. 2021 1586-1599*

Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs. *Wu, S., +, TCAD Jan. 2021 87-100*

iTRIM: I/O-Aware TRIM for Improving User Experience on Mobile Devices. *Liang, Y., +, TCAD Sept. 2021 1782-1795*

LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y., +, TCAD July 2021 1354-1366*

nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. *Das, P., +, TCAD Aug. 2021 1573-1585*

#### Stress analysis

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X., +, TCAD March 2021 507-520*

#### Superconducting logic circuits

Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. *Kou, M., +, TCAD Nov. 2021 2251-2264*

#### Support vector machines

Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F., +, TCAD Aug. 2021 1626-1639*

Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. *Shashank Ram, O.V.S., +, TCAD April 2021 723-734*

#### Switched capacitor networks

RF Switched-Capacitor Power Amplifier Modeling. *Sotiriadis, P.P., +, TCAD Aug. 2021 1525-1530*

#### Synchronization

A Data-Driven Asynchronous Neural Network Accelerator. *Xiao, S., +, TCAD Sept. 2021 1874-1886*

Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel. *Zhang, Y., +, TCAD Feb. 2021 287-300*

Synchronization of Continuous Time and Discrete Events Simulation in SystemC. *Fernandez-Mesa, B., +, TCAD July 2021 1450-1463*

#### System buses

A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C., +, TCAD March 2021 533-546*

#### System monitoring

Defending Hardware-Based Malware Detectors Against Adversarial Attacks. *Kurwila, A.P., +, TCAD Sept. 2021 1727-1739*

#### System-on-chip

A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. *Chen, T., +, TCAD Dec. 2021 2431-2444*

A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S., +, TCAD Nov. 2021 2386-2399*

Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. *Zhong, Z., +, TCAD Jan. 2021 185-198*

Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. *Lyu, Y., +, TCAD July 2021 1287-1300*

Security Against Data-Sniffing and Alteration Attacks in IJTAG. *Elnaggar, R., +, TCAD July 2021 1301-1314*

Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. *Tan, B., +, TCAD June 2021 1158-1171*

#### Systolic arrays

Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators. *Asadikouhanjani, M., +, TCAD Sept. 2021 1947-1951*

## T

#### Table lookup

ReLAccS: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. *Baranwal, A.R., +, TCAD Sept. 2021 1754-1767*

Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. *Ahmed, F., +, TCAD Aug. 2021 1626-1639*

DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. *Gu, P., +, TCAD Aug. 2021 1586-1599*

Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. *Juretus, K., +, TCAD Jan. 2021 38-51*

Methodology for Distributed-ROM-Based Implementation of Finite State Machines. *Senhadji-Navarro, R., +, TCAD Nov. 2021 2411-2415*

#### Task analysis

Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. *Wang, Z., +, TCAD Nov. 2021 2357-2371*

#### Technology CAD (electronics)

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M., +, TCAD Oct. 2021 2117-2127*

#### Telecommunication channels

A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C., +, TCAD June 2021 1183-1196*

#### Telecommunication congestion control

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y., +, TCAD Oct. 2021 1957-1970*

#### Telecommunication network routing

A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C., +, TCAD March 2021 533-546*

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y., +, TCAD Oct. 2021 1957-1970*

TritonRoute: The Open-Source Detailed Router. *Kahng, A.B., +, TCAD March 2021 547-559*

#### Telecommunication network topology

A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C., +, TCAD March 2021 533-546*

#### Telecommunication security

Detecting Failures and Attacks via Digital Sensors. *Anik, M.T.H., +, TCAD July 2021 1315-1326*

#### Telecommunication traffic

Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y., +, TCAD Oct. 2021 1957-1970*

#### Temperature distribution

A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L., +, TCAD Feb. 2021 350-363*

#### Temperature measurement

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T., +, TCAD July 2021 1273-1286*

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J., +, TCAD Dec. 2021 2528-2541*

#### Temperature sensors

Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. *Chen, T., +, TCAD July 2021 1273-1286*

#### Temporal logic

Recurrence in Dense-Time AMS Assertions. *Sanyal, S., +, TCAD Nov. 2021 2416-2420*

Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. *Urabe, N., +, TCAD Sept. 2021 1934-1946*

#### Tensors

A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. *Santikellur, P., +, TCAD June 2021 1197-1206*

Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. *Jiang, W., +, TCAD Sept. 2021 1864-1873*

#### Thermal analysis

A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. *Zhang, W., +, TCAD Jan. 2021 199-203*

#### Thermal conductivity

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J., +, TCAD Dec. 2021 2528-2541*

#### Thermal management

Therminator 2: A Fast Thermal Simulator for Portable Devices. *Dousti, M.J., +, TCAD Dec. 2021 2528-2541*

#### Thermal management (packaging)

Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multi-core Platform. *Ranjbar, B., +, TCAD Oct. 2021 2009-2023*

- Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. *An, H.*, +, *TCAD March 2021* 574-583
- SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From  $-200^{\circ}\text{C}$  to  $+300^{\circ}\text{C}$ ). *Petrosyants, K.O.*, +, *TCAD April 2021* 708-722
- Three-dimensional integrated circuits**
- A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC. *Ni, T.*, +, *TCAD Sept. 2021* 1952-1956
- DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. *Liu, W.*, +, *TCAD Jan. 2021* 66-77
- Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. *Fu, Y.*, +, *TCAD Oct. 2021* 1957-1970
- TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs. *Maity, D.K.*, +, *TCAD Aug. 2021* 1500-1510
- Threshold logic**
- Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021* 904-917
- Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. *Guo, J.*, +, *TCAD May 2021* 931-944
- Throughput**
- A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S.*, +, *TCAD Nov. 2021* 2386-2399
- Time factors**
- Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. *Fareed, I.*, +, *TCAD Dec. 2021* 2467-2480
- Time-digital conversion**
- On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. *Ma, H.*, +, *TCAD Oct. 2021* 1985-1994
- Time-domain analysis**
- A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits. *Baxevanakis, D.*, +, *TCAD Jan. 2021* 157-170
- RF Switched-Capacitor Power Amplifier Modeling. *Sotiriadis, P.P.*, +, *TCAD Aug. 2021* 1525-1530
- Time-frequency analysis**
- A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J.*, +, *TCAD Dec. 2021* 2481-2494
- Timing**
- A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. *Maji, S.*, +, *TCAD Nov. 2021* 2386-2399
- Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. *Vidal-Obiols, A.*, +, *TCAD Dec. 2021* 2542-2555
- Topology**
- Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. *Urabe, N.*, +, *TCAD Sept. 2021* 1934-1946
- Traffic engineering computing**
- REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. *Yu, F.*, +, *TCAD June 2021* 1258-1271
- Training data**
- Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. *Lin, Z.*, +, *TCAD Nov. 2021* 2279-2292
- Transfer functions**
- Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. *Wassal, A.G.*, +, *TCAD Feb. 2021* 315-325
- Transforms**
- On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. *Reddy, G.R.*, +, *TCAD Dec. 2021* 2522-2527
- Transient analysis**
- A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J.*, +, *TCAD Dec. 2021* 2481-2494
- A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. *Chen, L.*, +, *TCAD Feb. 2021* 350-363
- Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021* 507-520
- Tree data structures**
- Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs. *Wu, S.*, +, *TCAD Jan. 2021* 87-100
- Trees (mathematics)**
- CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. *Chen, Z.*, +, *TCAD July 2021* 1340-1353
- Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. *Lee, N.*, +, *TCAD May 2021* 904-917
- Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Non-volatile Memories. *Yang, C.*, +, *TCAD July 2021* 1367-1380
- Trusted computing**
- On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. *Ma, H.*, +, *TCAD Oct. 2021* 1985-1994
- VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. *Qiu, P.*, +, *TCAD June 2021* 1130-1143
- U**
- Ultraviolet lithography**
- Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H.*, +, *TCAD July 2021* 1464-1475
- Unsolicited e-mail**
- A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. *Gu, C.*, +, *TCAD June 2021* 1183-1196
- V**
- Valves**
- DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips. *Liu, C.*, +, *TCAD Jan. 2021* 115-128
- Varactors**
- An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M.*, +, *TCAD Oct. 2021* 2117-2127
- Vectors**
- Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H.*, +, *TCAD Oct. 2021* 1995-2008
- Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. *Liao, Y.*, +, *TCAD Aug. 2021* 1662-1671
- Vias**
- Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials. *Jiang, Y.*, +, *TCAD Feb. 2021* 400-404
- Video signal processing**
- An Edge 3D CNN Accelerator for Low-Power Activity Recognition. *Wang, Y.*, +, *TCAD May 2021* 918-930
- Virtualization**
- LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. *Zhou, Y.*, +, *TCAD July 2021* 1354-1366
- VLSI**
- A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. *Hsu, C.*, +, *TCAD March 2021* 533-546
- A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method. *Cai, J.*, +, *TCAD March 2021* 603-607
- Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. *Yang, H.*, +, *TCAD July 2021* 1464-1475
- Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. *Li, H.*, +, *TCAD Oct. 2021* 1995-2008
- DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. *Lin, Y.*, +, *TCAD April 2021* 748-761
- Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits. *Yan, J.*, *TCAD May 2021* 945-956
- OpenMPL: An Open-Source Layout Decomposer. *Li, W.*, +, *TCAD Nov. 2021* 2331-2344

Reducing Microfluidic Very Large-Scale Integration (mVLSI) Chip Area by Seam Carving. *Crites, B.*, +, *TCAD Oct. 2021 2104-2116*

#### **Voids (solid)**

Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. *Wang, X.*, +, *TCAD March 2021 507-520*

#### **Voltage control**

A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. *Huang, J.*, +, *TCAD Dec. 2021 2481-2494*

#### **Voltage-controlled oscillators**

An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. *Dani, L.M.*, +, *TCAD Oct. 2021 2117-2127*

### **W**

#### **Waveform analysis**

Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. *Li, L.*, +, *TCAD July 2021 1437-1449*

#### **Waveguide filters**

An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. *Yang, X.*, +, *TCAD Feb. 2021 205-217*

#### **Wear**

An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs. *Wang, S.*, +, *TCAD March 2021 430-443*

#### **Wireless LAN**

Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCH. *Alaybeyoglu, E.*, +, *TCAD Nov. 2021 2199-2210*

#### **Wireless sensor networks**

Improving the Forward Progress of Transient Systems. *Daulby, T.*, +, *TCAD March 2021 444-452*

#### **Wires**

Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. *Herath, K.*, +, *TCAD Dec. 2021 2508-2521*

### **Z**

#### **Zigbee**

Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Under-sampled Acquisition. *Vayssade, T.*, +, *TCAD Nov. 2021 2400-2410*