

# 2020 Index

## IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

### Vol. 39

This index covers all technical items—papers, correspondence, reviews, etc.—that appeared in this periodical during 2020, and items from previous years that were commented upon or corrected in 2020. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

#### Author Index

#### A

- Abdelsalam, M.**, *see* El-Ashry, S., *TCAD May 2020 1137-1150*
- Abdipour, A.**, *see* Kouhpayeh-Zadeh-Esfahani, S., *TCAD March 2020 670-674*
- Abella, J.**, *see* Vilardell, S., *TCAD Nov. 2020 3662-3673*
- Aboushady, H.**, *see* Gebreyohannes, F.T., *TCAD Dec. 2020 4311-4324*
- Adegbija, T.**, *see* Kuan, K., *TCAD June 2020 1328-1339*
- Adegbija, T.**, *see* Cordeiro, R., *TCAD Nov. 2020 3373-3384*
- Afrooz, K.**, *see* Kouhpayeh-Zadeh-Esfahani, S., *TCAD March 2020 670-674*
- Afzali-Kusha, A.**, *see* Akbari, O., *TCAD Oct. 2020 2558-2571*
- Aghassi-Hagmann, J.**, *see* Weller, D.D., *TCAD Oct. 2020 2772-2783*
- Aghilinasab, H.**, Ali, W., Yun, H., and Pellizzoni, R., Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms; *TCAD Nov. 2020 3348-3360*
- Agosta, G.**, Barenghi, A., and Pelosi, G., Compiler-Based Techniques to Secure Cryptographic Embedded Software Against Side-Channel Attacks; *TCAD Aug. 2020 1550-1554*
- Ahmad, H.**, Arif, T., Hanif, M.A., Hafiz, R., and Shafique, M., SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume; *TCAD Nov. 2020 4191-4204*
- Ahn, D.**, *see* Park, J., *TCAD Sept. 2020 1889-1901*
- Ahn, J.**, *see* Kim, J., *TCAD Nov. 2020 3686-3697*
- Ahn, J.**, *see* Jeon, S., *TCAD Nov. 2020 3893-3905*
- Ajay, P.**, *see* Sayal, A., *TCAD Dec. 2020 4760-4776*
- Akbari, O.**, Kamal, M., Afzali-Kusha, A., Pedram, M., and Shafique, M., X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture; *TCAD Oct. 2020 2558-2571*
- Akesson, K.**, *see* Liden Eddeland, J., *TCAD Dec. 2020 5247-5260*
- Al-Daloo, M.**, Soltan, A., and Yakovlev, A., Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements; *TCAD Oct. 2020 2722-2734*
- Al-Hashimi, B.M.**, *see* Basireddy, K.R., *TCAD Oct. 2020 2206-2217*
- Albahrani, S.A.**, *see* Eslahi, H., *TCAD Oct. 2020 2000-2005*
- Ali, M.M.**, *see* Alim, M.A., *TCAD March 2020 552-559*
- Ali, W.**, *see* Aghilinasab, H., *TCAD Oct. 2020 3348-3360*
- Alim, M.A.**, Ali, M.M., Rezazadeh, A.A., and Gaquiere, C., Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT; *TCAD March 2020 552-559*
- Alizadeh, B.**, *see* Shabani, A., *TCAD Jan. 2020 25-33*
- Alizadeh, B.**, *see* Beigmohammadi, S., *TCAD Jan. 2020 272-276*
- Allard, B.**, *see* Viale, B., *TCAD Oct. 2020 3067-3080*
- Allard, B.**, *see* Viale, B., *TCAD Oct. 2020 3107-3117*
- Alves, J.C.**, *see* Truppel, A., *TCAD Dec. 2020 5197-5210*
- Amrouch, H.**, Zervakis, G., Salamin, S., Kattan, H., Anagnostopoulos, I., and Henkel, J., NPU Thermal Management; *TCAD Nov. 2020 3842-3855*
- Amrouch, H.**, *see* Salamin, S., *TCAD Nov. 2020 3361-3372*
- Amrouch, H.**, *see* Surabhi, V.R., *TCAD Nov. 2020 3519-3530*
- Anagnostopoulos, I.**, *see* Amrouch, H., *TCAD Nov. 2020 3842-3855*
- Ananthanarayanan, G.**, *see* Wang, S., *TCAD Oct. 2020 2254-2267*
- Andonov, R.**, *see* Prajapati, N., *TCAD June 2020 1300-1313*
- Andrade, G.A.G.**, Graf, M., Pfeifer, N., and dos Santos, L.C.V., A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs; *TCAD Dec. 2020 5295-5303*
- Andrade, G.A.G.**, Graf, M., and dos Santos, L.C.V., Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification; *TCAD March 2020 728-741*
- Angizi, S.**, He, Z., Awad, A., and Fan, D., MRIMA: An MRAM-Based In-Memory Accelerator; *TCAD May 2020 1123-1136*
- Ankit, A.**, Ibrayev, T., Sengupta, A., and Roy, K., TraNNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks; *TCAD Oct. 2020 2361-2374*
- Ansalmi, G.**, *see* Ferretti, L., *TCAD Nov. 2020 3736-3747*
- Ansari, M.**, Yeganeh-Khaksar, A., Safari, S., and Ejlali, A., Peak-Power-Aware Energy Management for Periodic Real-Time Applications; *TCAD April 2020 779-788*
- Arcaini, P.**, *see* Zhang, Z., *TCAD Nov. 2020 3674-3685*
- Arda, S.E.**, *see* Krishnakumar, A., *TCAD Nov. 2020 4064-4077*
- Ardesi, Y.**, Wang, R., Turvani, G., Piccinini, G., and Graziano, M., SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing; *TCAD Oct. 2020 2749-2760*
- Arias, O.**, Sullivan, D., Shan, H., and Jin, Y., SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage; *TCAD Nov. 2020 4078-4089*
- Arif, T.**, *see* Ahmad, H., *TCAD Nov. 2020 4191-4204*
- Asha, K.A.**, *see* Patyal, A., *TCAD Dec. 2020 5056-5068*
- Ashraf, M.**, *see* Sengupta, A., *TCAD Dec. 2020 4439-4452*
- Ashraf, M.**, *see* Patnaik, S., *TCAD Dec. 2020 4466-4481*
- Ashrafiamiri, M.**, *see* Zargari, A.H.A., *TCAD Nov. 2020 3833-3841*
- Atienza, D.**, *see* De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Audsley, N.C.**, *see* Wang, H., *TCAD Nov. 2020 3787-3798*
- Awad, A.**, *see* Angizi, S., *TCAD May 2020 1123-1136*
- Awwad, F.**, *see* Khalid, F., *TCAD Nov. 2020 3748-3761*

#### B

- Babayev, F.**, *see* Stock, G., *TCAD Nov. 2020 3762-3773*
- Baek, S.**, *see* Kim, J., *TCAD Nov. 2020 3686-3697*
- Baghini, M.S.**, *see* Roymohapatra, S., *TCAD May 2020 1073-1083*
- Bairamkulov, R.**, Xu, K., Popovich, M., Ochoa, J.S., Srinivas, V., and Friedman, E.G., Power Delivery Exploration Methodology Based on Constrained Optimization; *TCAD Sept. 2020 1916-1924*
- Bajaj, N.**, *see* Nuzzo, P., *TCAD Oct. 2020 2109-2123*
- Bak, T.**, *see* Majumder, S., *TCAD Oct. 2020 2307-2318*
- Balasubramanian, M.**, and Shrivastava, A., CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs; *TCAD Nov. 2020 3300-3310*
- Banerjee, K.**, *see* Xu, C., *TCAD Jan. 2020 277*
- Bao, M.**, *see* Weng, J., *TCAD Jan. 2020 157-170*
- Barenghi, A.**, *see* Agosta, G., *TCAD Aug. 2020 1550-1554*
- Barenghi, A.**, Fornaciari, W., Pelosi, G., and Zoni, D., Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks; *TCAD Sept. 2020 1778-1791*
- Barnell, M.**, *see* Yang, C., *TCAD Oct. 2020 2192-2205*
- Barthel, M.**, *see* Rust, J., *TCAD Dec. 2020 4842-4853*
- Bartocci, E.**, Deshmukh, J., Gigler, F., Mateis, C., Nickovic, D., and Qin, X., Mining Shape Expressions From Positive Examples; *TCAD Nov. 2020 3809-3820*

- Bartolini, A.**, see Pittino, F., *TCAD Oct. 2020 2042-2054*
- Basireddy, K.R.**, Singh, A.K., Al-Hashimi, B.M., and Merrett, G.V., AdaMD: Adaptive Mapping and DVFS for Energy-Efficient Heterogeneous Multi-cores; *TCAD Oct. 2020 2206-2217*
- Basu, A.**, see De, A., *TCAD Dec. 2020 4453-4465*
- Basu, K.**, see Kumar, B., *TCAD Jan. 2020 248-261*
- Bauer, L.**, see Samie, F., *TCAD March 2020 572-584*
- Behjat, L.**, see Tabrizi, A.F., *TCAD June 2020 1177-1190*
- Beigl, M.**, see Weller, D.D., *TCAD Oct. 2020 2772-2783*
- Beigmohammadi, S.**, and Alizadeh, B., Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug; *TCAD Jan. 2020 272-276*
- Belkhouja, T.**, and Doppa, J.R., Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications; *TCAD Nov. 2020 3190-3201*
- Belleville, N.**, Courousse, D., Heydemann, K., Meunier, Q., and El Ouahma, I.B., Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation; *TCAD Nov. 2020 3774-3786*
- Belostotski, L.**, see Maundy, B.J., *TCAD June 2020 1258-1271*
- Ben-Hur, R.**, Ronen, R., Haj-Ali, A., Bhattacharjee, D., Eliahu, A., Peled, N., and Kvatinsky, S., SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput; *TCAD Oct. 2020 2434-2447*
- Benatti, S.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Benini, L.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Benini, L.**, see Tagliavini, G., *TCAD Jan. 2020 145-156*
- Benini, L.**, see Pittino, F., *TCAD Oct. 2020 2042-2054*
- Bernardo, P.P.**, Gerum, C., Frischknecht, A., Lubeck, K., and Bringmann, O., UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting; *TCAD Nov. 2020 4240-4251*
- Bertozi, D.**, see Truppel, A., *TCAD Dec. 2020 5197-5210*
- Beznia, K.**, see Bounceur, A., *TCAD May 2020 966-976*
- Bhardwaj, S.**, see Sharma, A., *TCAD July 2020 1456-1469*
- Bhattacharjee, D.**, see Ben-Hur, R., *TCAD Oct. 2020 2434-2447*
- Bhattacharjee, S.**, Wille, R., Huang, J., and Bhattacharya, B.B., Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip; *TCAD April 2020 816-829*
- Bhattacharjee, S.**, see Shayan, M., *TCAD Dec. 2020 4908-4920*
- Bhattacharya, B.B.**, see Bhattacharjee, S., *TCAD April 2020 816-829*
- Bhattacharya, B.B.**, see Liu, C., *TCAD Oct. 2020 2530-2543*
- Bhuiyan, A.**, Reghenzani, F., Fornaciari, W., and Guo, Z., Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information; *TCAD Nov. 2020 3906-3917*
- Bhunias, S.**, see Roy, I., *TCAD April 2020 752-765*
- Blackstone, J.**, see Zhang, L., *TCAD Oct. 2020 2124-2137*
- Bobda, C.**, see Pantho, J.H., *TCAD Nov. 2020 3799-3808*
- Bogdan, P.**, see Cheng, M., *TCAD Oct. 2020 2925-2937*
- Bogomolov, S.**, see Xue, B., *TCAD Nov. 2020 4090-4101*
- Bogomolov, S.**, Forets, M., Frehse, G., Potomkin, K., and Schilling, C., Reachability Analysis of Linear Hybrid Systems via Block Decomposition; *TCAD Nov. 2020 4018-4029*
- Bohm, I.**, see Kristien, M., *TCAD Nov. 2020 3544-3554*
- Bordoloi, U.D.**, see Joshi, P., *TCAD May 2020 1109-1122*
- Bosch, S.**, see Imani, M., *TCAD Oct. 2020 2268-2278*
- Bounceur, A.**, Mir, S., Euler, R., and Beznia, K., Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model; *TCAD May 2020 966-976*
- Boyce, D.**, see Liu, R., *TCAD July 2020 1532-1545*
- Bradde, T.**, see Zanco, A., *TCAD Jan. 2020 225-238*
- Bringman, O.**, see Camposano, R., *TCAD Nov. 2020 4308*
- Bringmann, O.**, see Bernardo, P.P., *TCAD Nov. 2020 4240-4251*
- Brunner, M.**, see Zhang, G.L., *TCAD Dec. 2020 4482-4495*
- Bu, L.**, Wang, Q., Ren, X., Xing, S., and Li, X., Scenario-Based Online Reachability Validation for CPS Fault Prediction; *TCAD Oct. 2020 2081-2094*
- Bukhari, S.A.A.**, Khalid, F., Hasan, O., Shafique, M., and Henkel, J., Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads; *TCAD Aug. 2020 1725-1738*
- Bunescu, R.**, see Fettes, Q., *TCAD Nov. 2020 3638-3649*
- Burcea, F.**, see Ding, Y.X., *TCAD July 2020 1372-1385*
- Bustany, I.**, see Tabrizi, A.F., *TCAD June 2020 1177-1190*

## C

- Cabodi, G.**, Camurati, P.E., Palena, M., Pasini, P., and Vendramineto, D., Reducing Interpolant Circuit Size Through SAT-Based Weakening; *TCAD July 2020 1524-1531*
- Cai, Y.**, Tang, T., Xia, L., Li, B., Wang, Y., and Yang, H., Low Bit-Width Convolutional Neural Network on RRAM; *TCAD July 2020 1414-1427*
- Cai, Y.**, Lin, Y., Xia, L., Chen, X., Han, S., Wang, Y., and Yang, H., Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems; *TCAD Dec. 2020 4707-4720*
- Cai, Y.**, see Wang, Q., *TCAD March 2020 613-625*
- Cai, Z.**, see Li, J., *TCAD Nov. 2020 3956-3967*
- Calimera, A.**, see Tenace, V., *TCAD Feb. 2020 397-410*
- Campbell, B.**, see Kristien, M., *TCAD Nov. 2020 3544-3554*
- Camposano, R.**, and Bringman, O., Wolfgang Rosenstiel; *TCAD Nov. 2020 4308*
- Camurati, P.E.**, see Cabodi, G., *TCAD July 2020 1524-1531*
- Canelas, A.**, Povoia, R., Martins, R., Lourenco, N., Guilherme, J., Carvalho, J.P., and Horta, N., FUZY: A Fuzzy c-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms; *TCAD Jan. 2020 1-13*
- Cao, J.**, see Wang, X., *TCAD Nov. 2020 4290-4302*
- Cao, K.**, Zhou, J., Xu, G., Wei, T., and Hu, S., Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing; *TCAD Oct. 2020 2095-2108*
- Cao, K.**, see Cui, Y., *TCAD Oct. 2020 1987-1999*
- Cao, R.**, see Kong, Y., *TCAD Nov. 2020 4042-4051*
- Cao, W.**, He, X., Chakrabarti, A., and Zhang, X., NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion; *TCAD Sept. 2020 1841-1854*
- Cao, Y.**, see Ma, Y., *TCAD Feb. 2020 424-437*
- Cao, Y.**, see Ma, Y., *TCAD April 2020 843-856*
- Carlioni, L.P.**, see Ferretti, L., *TCAD Nov. 2020 3736-3747*
- Carvalho, J.P.**, see Canelas, A., *TCAD Jan. 2020 1-13*
- Castrillon, J.**, see Khan, A.A., *TCAD Nov. 2020 3968-3980*
- Castro-Lopez, R.**, see Passos, F., *TCAD Dec. 2020 4375-4384*
- Castro-Lopez, R.**, see Passos, F., *TCAD March 2020 560-571*
- Cazorla, F.J.**, see Vilardell, S., *TCAD Nov. 2020 3662-3673*
- Cha, H.**, see Kim, J., *TCAD Nov. 2020 3686-3697*
- Cha, H.**, see Jeon, S., *TCAD Nov. 2020 3893-3905*
- Cha, H.**, see Kim, J., *TCAD Nov. 2020 3931-3943*
- Chakrabarti, A.**, see Cao, W., *TCAD Sept. 2020 1841-1854*
- Chakrabarty, K.**, see Moradi, Y., *TCAD Feb. 2020 359-372*
- Chakrabarty, K.**, see Huang, X., *TCAD June 2020 1314-1327*
- Chakrabarty, K.**, see Jin, S., *TCAD Sept. 2020 1935-1948*
- Chakrabarty, K.**, see Liang, T., *TCAD Nov. 2020 3531-3543*
- Chakrabarty, K.**, see Zhong, Z., *TCAD Dec. 2020 4921-4934*
- Chakrabarty, K.**, see Shayan, M., *TCAD Dec. 2020 4908-4920*
- Chakrabarty, K.**, see Tang, J., *TCAD Jan. 2020 171-184*
- Chakrabarty, K.**, see Jin, S., *TCAD March 2020 700-713*
- Chakrabarty, K.**, see Zhang, Y., *TCAD March 2020 714-727*
- Chakrabarty, K.**, see Tang, J., *TCAD May 2020 1003-1016*
- Chakrabarty, K.**, see Liu, C., *TCAD Oct. 2020 2530-2543*
- Chakrabarty, K.**, see Liang, T., *TCAD Oct. 2020 2682-2695*
- Chakrabarty, K.**, see Koneru, A., *TCAD Oct. 2020 3056-3066*
- Chakraborty, A.**, Jayasankaran, N.G., Liu, Y., Rajendran, J., Sinanoglu, O., Srivastava, A., Xie, Y., Yasin, M., and Zuzak, M., Keynote: A Disquisition on Logic Locking; *TCAD Oct. 2020 1952-1972*
- Chan, Y.**, see Liang, T., *TCAD Oct. 2020 2682-2695*
- Chanca, M.**, see Passos, F., *TCAD Dec. 2020 4375-4384*
- Chandrasekharan, K.K.**, see Mahale, G., *TCAD Nov. 2020 4278-4289*
- Chang, D.**, see Lin, I., *TCAD Sept. 2020 1750-1763*

- Chang, H.**, see Ni, T., *TCAD Oct. 2020 2938-2951*
- Chang, K.**, see Ku, B.W., *TCAD June 2020 1151-1164*
- Chang, L.**, Cheng, C., Chang, S., and Chou, P., Current-Aware Flash Scheduling for Current Capping in Solid State Disks; *TCAD Feb. 2020 321-334*
- Chang, L.**, see Yong, K., *TCAD Nov. 2020 3467-3478*
- Chang, L.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Chang, S.**, see Chang, L., *TCAD Feb. 2020 321-334*
- Chang, S.**, see Sun, J., *TCAD Dec. 2020 4537-4548*
- Chang, W.**, and Jiang, I.H., iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation; *TCAD Aug. 2020 1662-1673*
- Chang, W.**, see Wang, H., *TCAD Nov. 2020 3787-3798*
- Chang, W.**, see Gao, J., *TCAD Nov. 2020 3420-3432*
- Chang, W.**, see Huang, J., *TCAD Nov. 2020 3336-3347*
- Chang, W.**, see Jiao, X., *TCAD Dec. 2020 5032-5041*
- Chang, Y.**, see Chen, S., *TCAD Feb. 2020 373-386*
- Chang, Y.**, see Chen, S., *TCAD June 2020 1286-1299*
- Chang, Y.**, see Wang, Z., *TCAD Sept. 2020 1820-1833*
- Chang, Y.**, see Kang, Y., *TCAD Nov. 2020 3856-3867*
- Chang, Y.**, see Wu, C., *TCAD Nov. 2020 4266-4277*
- Chang, Y.**, see Ganfure, G.O., *TCAD Nov. 2020 3311-3322*
- Chang, Y.**, see Hsieh, Y., *TCAD Nov. 2020 4115-4128*
- Chang, Y.**, see Zhu, Z., *TCAD Dec. 2020 5128-5141*
- Chang, Y.**, see Liang, Y., *TCAD Dec. 2020 4549-4562*
- Chang, Y.**, see Chen, J., *TCAD Dec. 2020 5042-5055*
- Chang, Y.**, see Wang, Z., *TCAD March 2020 640-653*
- Chang, Y.**, see Yang, P., *TCAD March 2020 626-639*
- Chang, Y.**, see Chen, X., *TCAD May 2020 977-990*
- Chantem, T.**, see Ma, Y., *TCAD Jan. 2020 88-100*
- Chantem, T.**, see Ma, Y., *TCAD Oct. 2020 2218-2229*
- Charles, S.**, Lyu, Y., and Mishra, P., Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs; *TCAD Dec. 2020 4510-4523*
- Chatterjee, A.**, see Deyati, S., *TCAD Oct. 2020 2006-2019*
- Chatterjee, K.**, see Pavlogiannis, A., *TCAD Nov. 2020 3981-3992*
- Chaturvedi, V.**, see Zhu, Z., *TCAD March 2020 686-699*
- Chen, D.**, see Jin, H., *TCAD Dec. 2020 4669-4682*
- Chen, G.**, and Young, E.F.Y., SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm; *TCAD June 2020 1217-1230*
- Chen, G.**, Pui, C., Li, H., and Young, E.F.Y., Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search; *TCAD Sept. 2020 1902-1915*
- Chen, G.**, Ling, Y., He, T., Meng, H., He, S., Zhang, Y., and Huang, K., StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network; *TCAD Nov. 2020 4179-4190*
- Chen, H.**, see Shen, M., *TCAD Oct. 2020 2588-2601*
- Chen, H.-M.**, see Patyal, A., *TCAD Dec. 2020 5056-5068*
- Chen, J.**, see Kong, Y., *TCAD Nov. 2020 4042-4051*
- Chen, J.**, see Gunzel, M., *TCAD Nov. 2020 4205-4216*
- Chen, J.**, see Han, X., *TCAD Dec. 2020 4816-4827*
- Chen, J.**, see Zhu, Z., *TCAD Dec. 2020 5128-5141*
- Chen, J.**, Lin, Z., Kuo, Y., Huang, C., Chang, Y., Chen, S., Chiang, C., and Kuo, S., Clock-Aware Placement for Large-Scale Heterogeneous FPGAs; *TCAD Dec. 2020 5042-5055*
- Chen, J.**, see Tian, C., *TCAD Oct. 2020 2911-2924*
- Chen, K.**, see Li, J., *TCAD Nov. 2020 3165-3176*
- Chen, L.**, see Li, J., *TCAD Nov. 2020 3398-3407*
- Chen, L.**, see Li, J., *TCAD Nov. 2020 3165-3176*
- Chen, L.**, see Wu, S., *TCAD Dec. 2020 4587-4600*
- Chen, M.**, see Kang, C., *TCAD Nov. 2020 3479-3491*
- Chen, M.**, see Hu, M., *TCAD Nov. 2020 4006-4017*
- Chen, P.**, see Hsieh, Y., *TCAD Nov. 2020 4115-4128*
- Chen, P.**, see Wang, X., *TCAD Oct. 2020 2735-2748*
- Chen, Q.**, see Liu, S., *TCAD Nov. 2020 3711-3723*
- Chen, R.**, see Shen, Z., *TCAD Dec. 2020 4575-4586*
- Chen, S.**, Chen, T., Chang, Y., Wei, H., and Shih, W., A Partial Page Cache Strategy for NVRAM-Based Storage Devices; *TCAD Feb. 2020 373-386*
- Chen, S.**, Tsao, C., and Chang, Y., Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory; *TCAD June 2020 1286-1299*
- Chen, S.**, Ge, M., Li, Z., Huang, J., Xu, Q., and Wu, F., Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips; *TCAD June 2020 1191-1204*
- Chen, S.**, see Wang, Z., *TCAD Sept. 2020 1820-1833*
- Chen, S.**, see Liang, Y., *TCAD Dec. 2020 4549-4562*
- Chen, S.**, see Chen, J., *TCAD Dec. 2020 5042-5055*
- Chen, S.**, Huang, J., Xu, X., Ding, B., and Xu, Q., Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems; *TCAD Jan. 2020 199-212*
- Chen, S.**, see Lin, T., *TCAD Oct. 2020 2475-2488*
- Chen, T.**, see Chen, S., *TCAD Feb. 2020 373-386*
- Chen, T.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Chen, T.**, see Liang, Y., *TCAD Dec. 2020 4549-4562*
- Chen, W.**, see Lin, I., *TCAD Sept. 2020 1750-1763*
- Chen, W.**, Kuo, T., and Hsiu, P., Enabling Failure-Resilient Intermittent Systems Without Runtime Checkpointing; *TCAD Dec. 2020 4399-4412*
- Chen, W.-Z.**, see Patyal, A., *TCAD Dec. 2020 5056-5068*
- Chen, X.**, see Wang, Z., *TCAD Sept. 2020 1820-1833*
- Chen, X.**, see Huang, C., *TCAD Nov. 2020 3323-3335*
- Chen, X.**, see Liu, B., *TCAD Dec. 2020 4881-4893*
- Chen, X.**, see Cai, Y., *TCAD Dec. 2020 4707-4720*
- Chen, X.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Chen, X.**, see Wang, Z., *TCAD March 2020 640-653*
- Chen, X.**, see Yang, P., *TCAD March 2020 626-639*
- Chen, X.**, Wang, Z., Chang, Y., Xu, J., Feng, J., Yang, P., Wang, Z., and Duong, L.H.K., Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect; *TCAD May 2020 977-990*
- Chen, Y.**, see Jia, X., *TCAD April 2020 789-802*
- Chen, Y.**, Lin, Y., Gai, T., Su, Y., Wei, Y., and Pan, D.Z., Semisupervised Hotspot Detection With Self-Paced Multitask Learning; *TCAD July 2020 1511-1523*
- Chen, Y.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Chen, Y.**, and Louri, A., Learning-Based Quality Management for Approximate Communication in Network-on-Chips; *TCAD Nov. 2020 3724-3735*
- Chen, Y.**, see Lan, Y., *TCAD Dec. 2020 4791-4804*
- Chen, Y.**, see Lin, C., *TCAD Dec. 2020 5304-5308*
- Chen, Y.**, see Sun, X., *TCAD Jan. 2020 14-24*
- Chen, Y.**, see Huang, P., *TCAD March 2020 585-598*
- Chen, Y.**, see Feng, D., *TCAD Oct. 2020 2516-2529*
- Chen, Y.**, see Zhu, J., *TCAD Oct. 2020 2279-2292*
- Chen, Y.**, see Chiang, H., *TCAD Oct. 2020 2178-2191*
- Chen, Y.**, see Yang, C., *TCAD Oct. 2020 2192-2205*
- Cheng, C.**, see Chang, L., *TCAD Feb. 2020 321-334*
- Cheng, C.**, see Park, D., *TCAD Dec. 2020 5097-5110*
- Cheng, C.**, see Wang, X., *TCAD Oct. 2020 2735-2748*
- Cheng, J.**, see Li, F., *TCAD Nov. 2020 3589-3600*
- Cheng, M.**, Li, J., Bogdan, P., and Nazarian, S., H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers; *TCAD Oct. 2020 2925-2937*
- Cheng, W.**, see Chern, M., *TCAD Oct. 2020 3044-3055*
- Cheng, X.**, see Zhu, P., *TCAD Dec. 2020 4721-4735*
- Cheng, Y.**, see Wu, B., *TCAD April 2020 803-815*
- Cheng, Y.**, see Fang, G., *TCAD May 2020 1096-1108*
- Cheong, H.**, see Wang, Q., *TCAD March 2020 613-625*
- Cheong, M.**, Lee, I., and Kang, S., A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults; *TCAD Sept. 2020 1925-1934*
- Cherkasova, L.**, see Peach, G., *TCAD Nov. 2020 3492-3505*
- Cherkasova, L.**, see Yu, X., *TCAD Nov. 2020 3918-3930*
- Chern, M.**, Lee, S., Huang, S., Huang, Y., Veda, G., Tsai, K., and Cheng, W., Diagnosis of Intermittent Scan Chain Faults Through a Multistage Neural Network Reasoning Process; *TCAD Oct. 2020 3044-3055*
- Chi, Y.**, see Choi, Y., *TCAD Dec. 2020 4828-4841*
- Chiang, C.**, see Chen, J., *TCAD Dec. 2020 5042-5055*

- Chiang, H.**, Chen, Y., Ji, D., Yang, X., Lin, C., and Wang, C., LOOPLock: Logic Optimization-Based Cyclic Logic Locking; *TCAD Oct. 2020 2178-2191*
- Childers, B.**, see Yu, Q., *TCAD Dec. 2020 2461-2474*
- Chinnery, D.**, see Sharma, A., *TCAD July 2020 1456-1469*
- Choi, W.**, see Jung, M., *TCAD Aug. 2020 1674-1687*
- Choi, Y.**, see Kim, J., *TCAD Nov. 2020 3686-3697*
- Choi, Y.**, see Kim, J., *TCAD Nov. 2020 3931-3943*
- Choi, Y.**, Chi, Y., Wang, J., and Cong, J., FLASH: Fast, Parallel, and Accurate Simulator for HLS; *TCAD Dec. 2020 4828-4841*
- Chou, P.**, see Chang, L., *TCAD Feb. 2020 321-334*
- Christen, J.B.**, see Demir, H.S., *TCAD Nov. 2020 3458-3466*
- Chu, C.**, see Sharma, A., *TCAD July 2020 1456-1469*
- Chu, Z.**, Soeken, M., Xia, Y., Wang, L., and De Micheli, G., Advanced Functional Decomposition Using Majority and Its Applications; *TCAD Aug. 2020 1621-1634*
- Chung, E.**, see You, T., *TCAD Oct. 2020 2898-2910*
- Ciesielski, M.**, Su, T., Yasin, A., and Yu, C., Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model; *TCAD June 2020 1346-1357*
- Claessen, K.**, see Liden Eddeland, J., *TCAD Dec. 2020 5247-5260*
- Cong, J.**, see Choi, Y., *TCAD Dec. 2020 4828-4841*
- Coppola, M.**, see Tomoutzoglou, O., *TCAD May 2020 1017-1030*
- Coram, G.J.**, McAndrew, C.C., Gullapalli, K.K., and Kundert, K.S., Flicker Noise Formulations in Compact Models; *TCAD Oct. 2020 2812-2821*
- Cordeiro, R.**, Gajaria, D., Limaye, A., Adegbiya, T., Karimian, N., and Tehrani-poor, F., ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture; *TCAD Nov. 2020 3373-3384*
- Cortadella, J.**, see Machado, L., *TCAD Jan. 2020 213-224*
- Coskun, A.**, Eris, F., Joshi, A., Kahng, A.B., Ma, Y., Narayan, A., and Srinivas, V., Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems; *TCAD Dec. 2020 5183-5196*
- Coskun, A.K.**, see Kaplan, F., *TCAD April 2020 895-908*
- Courousse, D.**, see Belleville, N., *TCAD Nov. 2020 3774-3786*
- Cruz, E.**, see Stock, G., *TCAD Nov. 2020 3762-3773*
- Cui, A.**, Li, M., Qu, G., and Li, H., A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash; *TCAD Dec. 2020 4524-4536*
- Cui, C.**, and Zhang, Z., High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations; *TCAD Aug. 2020 1649-1661*
- Cui, C.**, Liu, K., and Zhang, Z., Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations; *TCAD Dec. 2020 4958-4970*
- Cui, Y.**, see Wu, C., *TCAD Nov. 2020 3993-4005*
- Cui, Y.**, Cao, K., Li, L., Zhou, J., Wei, T., and Hu, S., Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems; *TCAD Oct. 2020 1987-1999*
- D**
- Dai, P.**, see Jia, X., *TCAD April 2020 789-802*
- Dai, P.**, see Wu, B., *TCAD April 2020 803-815*
- Dalsgaard Nielsen, J.F.**, see Majumder, S., *TCAD Oct. 2020 2307-2318*
- Darav, N.K.**, see Tabrizi, A.F., *TCAD June 2020 1177-1190*
- Dasgupta, S.**, see Jiang, W., *TCAD Nov. 2020 4154-4165*
- Dasgupta, S.**, see Jiang, W., *TCAD Dec. 2020 4805-4815*
- Datta, K.**, see Kole, A., *TCAD Oct. 2020 2375-2383*
- Datta, S.**, see Imani, M., *TCAD Oct. 2020 2268-2278*
- Dautta, M.**, see Zargari, A.H.A., *TCAD Nov. 2020 3833-3841*
- De, A.**, see Jang, J., *TCAD Feb. 2020 308-320*
- De, A.**, Basu, A., Ghosh, S., and Jaeger, T., Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V; *TCAD Dec. 2020 4453-4465*
- De Giovanni, E.**, Montagna, F., Denkinger, B.W., Machetti, S., Peon-Quiros, M., Benatti, S., Rossi, D., Benini, L., and Atienza, D., Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms; *TCAD Nov. 2020 3821-3832*
- De Micheli, G.**, see Haaswijk, W., *TCAD April 2020 871-884*
- De Micheli, G.**, see Chu, Z., *TCAD Aug. 2020 1621-1634*
- De Stefano, M.**, see Zanco, A., *TCAD Jan. 2020 225-238*
- Delgado-Frias, J.G.**, see Liu, R., *TCAD July 2020 1532-1545*
- Demir, H.S.**, Christen, J.B., and Ozev, S., Energy-Efficient Image Recognition System for Marine Life; *TCAD Nov. 2020 3458-3466*
- Deng, C.**, see Wu, Y., *TCAD Nov. 2020 3177-3189*
- Deng, D.**, Wang, Y., and Guo, Y., Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure; *TCAD Dec. 2020 4496-4509*
- Deng, J.**, Shi, Z., and Zhuo, C., Energy-Efficient Real-Time UAV Object Detection on Embedded Platforms; *TCAD Oct. 2020 3123-3127*
- Deng, L.**, Liang, L., Wang, G., Chang, L., Hu, X., Ma, X., Liu, L., Pei, J., Li, G., and Xie, Y., SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars; *TCAD Jan. 2020 117-130*
- Deng, Q.**, see Sun, J., *TCAD Dec. 2020 4537-4548*
- Deng, Q.**, Zhang, Y., Zhao, Z., Zhang, S., Zhang, M., and Yang, J., FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design; *TCAD Oct. 2020 2396-2409*
- Deng, Y.**, see Li, Z., *TCAD July 2020 1386-1399*
- Deng, Y.**, see Li, Z., *TCAD Jan. 2020 185-198*
- Deng, Z.**, see Yang, H., *TCAD Oct. 2020 2822-2834*
- Denkinger, B.W.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Derrien, S.**, Marty, T., Rokicki, S., and Yuki, T., Toward Speculative Loop Pipelining for High-Level Synthesis; *TCAD Nov. 2020 4229-4239*
- Derrien, S.**, see Marty, T., *TCAD Dec. 2020 4777-4790*
- Deshmukh, J.**, see Bartocci, E., *TCAD Nov. 2020 3809-3820*
- Devadas, S.**, see Stefanov, E., *TCAD Aug. 2020 1572-1576*
- Dewan, M.I.**, and Kim, D.H., NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization; *TCAD Dec. 2020 5111-5122*
- Deysi, S.**, Muldrey, B.J., and Chatterjee, A., Dynamic Test Stimulus Adaptation for Analog/RF Circuits Using Booleanized Models Extracted From Hardware; *TCAD Oct. 2020 2006-2019*
- Di, J.**, see Zhu, J., *TCAD Oct. 2020 2279-2292*
- Dick, R.P.**, see Ma, Y., *TCAD Jan. 2020 88-100*
- Dick, R.P.**, see Ma, Y., *TCAD Oct. 2020 2218-2229*
- Dimitrakopoulos, G.**, see Mangiras, D., *TCAD Oct. 2020 2835-2848*
- Ding, B.**, see Chen, S., *TCAD Jan. 2020 199-212*
- Ding, H.**, see Qian, J., *TCAD Jan. 2020 267-271*
- Ding, J.**, and Yamashita, S., Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits; *TCAD May 2020 1045-1058*
- Ding, Y.**, see Liu, J., *TCAD Dec. 2020 4748-4759*
- Ding, Y.X.**, Burcea, F., Habal, H., and Graeb, H.E., PASTEL: Parasitic Matching-Driven Placement and Routing of Capacitor Arrays With Generalized Ratios in Charge-Redistribution SAR-ADCs; *TCAD July 2020 1372-1385*
- Diversi, R.**, see Pittino, F., *TCAD Oct. 2020 2042-2054*
- Djidjev, H.**, see Prajapati, N., *TCAD June 2020 1300-1313*
- Do, S.**, see Kim, D., *TCAD Aug. 2020 1744-1749*
- Doan, N.A.V.**, see Sagi, M., *TCAD Nov. 2020 3152-3164*
- Doi, R.**, Yu, J., and Hashimoto, M., Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA; *TCAD Oct. 2020 2572-2587*
- Doppa, J.R.**, see Belkhouja, T., *TCAD Nov. 2020 3190-3201*
- dos Santos, L.C.V.**, see Andrade, G.A.G., *TCAD Dec. 2020 5295-5303*
- dos Santos, L.C.V.**, see Andrade, G.A.G., *TCAD March 2020 728-741*
- Drechsler, R.**, see Goli, M., *TCAD Feb. 2020 492-505*
- Drechsler, R.**, see Niemann, P., *TCAD Dec. 2020 4657-4668*
- Du, L.**, see Wang, J., *TCAD Dec. 2020 5170-5182*
- Du, Y.**, see Wu, F., *TCAD April 2020 909-921*
- Du, Z.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Duan, W.**, see Hu, M., *TCAD Nov. 2020 4006-4017*
- Duan, Z.**, see Wang, D., *TCAD April 2020 830-842*
- Dubikhin, V.**, see Sokolov, D., *TCAD May 2020 952-965*
- Duong, L.H.K.**, see Chen, X., *TCAD May 2020 977-990*
- Durai, S.**, Raj, S., and Manivannan, A., Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device; *TCAD Sept. 2020 1834-1840*

- Dutertre, J.**, *see* Viera, R.A.C., *TCAD June 2020 1231-1244*  
**Dutt, N.**, *see* Hosseini Monazzah, A.M., *TCAD Dec. 2020 4385-4398*  
**Dutt, N.**, *see* Peroni, D., *TCAD Dec. 2020 4623-4634*  
**Dutta, R.G.**, *see* Yu, F., *TCAD Nov. 2020 3555-3565*

## E

- Easwaran, A.**, *see* Xue, B., *TCAD Nov. 2020 3944-3955*  
**Ebrahimi, M.**, *see* Golanbari, M.S., *TCAD July 2020 1484-1497*  
**Ebrahimi, M.**, and Navabi, Z., Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information; *TCAD Oct. 2020 2976-2989*  
**Ejlali, A.**, *see* Ansari, M., *TCAD April 2020 779-788*  
**El Massad, M.**, Garg, S., and Tripunitara, M.V., The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures; *TCAD Aug. 2020 1577-1590*  
**El Ouahma, I.B.**, *see* Belleville, N., *TCAD Nov. 2020 3774-3786*  
**El-Ashry, S.**, Khamis, M., Ibrahim, H., Shalaby, A., Abdelsalam, M., and El-Kharashi, M.W., On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment; *TCAD May 2020 1137-1150*  
**El-Kharashi, M.W.**, *see* El-Ashry, S., *TCAD May 2020 1137-1150*  
**Eles, P.**, *see* Zhang, Y., *TCAD March 2020 714-727*  
**Eliahu, A.**, *see* Ben-Hur, R., *TCAD Oct. 2020 2434-2447*  
**Elwakil, A.S.**, *see* Maundy, B.J., *TCAD June 2020 1258-1271*  
**Endo, K.**, *see* Xu, C., *TCAD Jan. 2020 277*  
**Ergun, K.**, *see* Yu, X., *TCAD Nov. 2020 3918-3930*  
**Eris, F.**, *see* Coskun, A., *TCAD Dec. 2020 5183-5196*  
**Ershadi, G.**, *see* Safari, S., *TCAD Dec. 2020 4601-4610*  
**Eslahi, H.**, Albahrani, S.A., Mahajan, D., and Khandelwal, S., An Analytical Model for Hot Carrier Induced Long-Term Degradation in Power Amplifiers; *TCAD Oct. 2020 2000-2005*  
**Euler, R.**, *see* Bounceur, A., *TCAD May 2020 966-976*  
**Ewetz, R.**, *see* Zhang, B., *TCAD Oct. 2020 2448-2460*

## F

- Fan, D.**, *see* Angizi, S., *TCAD May 2020 1123-1136*  
**Fan, D.**, *see* Zhang, B., *TCAD Oct. 2020 2448-2460*  
**Fan, J.**, *see* Huang, C., *TCAD Nov. 2020 3323-3335*  
**Fan, Z.**, *see* Li, Z., *TCAD Dec. 2020 4736-4747*  
**Fang, G.**, Zhong, Y., Cheng, Y., and Fang, S., Obstacle-Avoiding Open-Net Connector With Precise Shortest Distance Estimation; *TCAD May 2020 1096-1108*  
**Fang, S.**, *see* Fang, G., *TCAD May 2020 1096-1108*  
**Fang, X.**, *see* Yu, Y., *TCAD Feb. 2020 506-519*  
**Fatemi, H.**, Kahng, A.B., Lee, H., and Pineda de Gyvez, J., Heuristic Methods for Fine-Grain Exploitation of FDSOI; *TCAD Oct. 2020 2860-2871*  
**Felzmann, I.**, Filho, J.F., and Wanner, L., Risk-5: Controlled Approximations for RISC-V; *TCAD Nov. 2020 4052-4063*  
**Feng, D.**, *see* Wu, B., *TCAD Sept. 2020 1806-1819*  
**Feng, D.**, *see* Feng, Y., *TCAD March 2020 599-612*  
**Feng, D.**, Xu, J., Hua, Y., Tong, W., Liu, J., Li, C., and Chen, Y., A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories; *TCAD Oct. 2020 2516-2529*  
**Feng, J.**, *see* Wang, Z., *TCAD Sept. 2020 1820-1833*  
**Feng, J.**, *see* Wang, Z., *TCAD March 2020 640-653*  
**Feng, J.**, *see* Yang, P., *TCAD March 2020 626-639*  
**Feng, J.**, *see* Chen, X., *TCAD May 2020 977-990*  
**Feng, L.**, *see* Zhao, J., *TCAD July 2020 1428-1441*  
**Feng, X.**, *see* Zhou, S., *TCAD Sept. 2020 1764-1777*  
**Feng, X.**, *see* Li, G., *TCAD Nov. 2020 3614-3626*  
**Feng, X.**, *see* Wang, J., *TCAD Dec. 2020 5170-5182*  
**Feng, Y.**, *see* Zhou, X., *TCAD Dec. 2020 4683-4694*  
**Feng, Y.**, Feng, D., Tong, W., Liu, J., and Li, S., Multiple Subpage Writing FTL in MLC by Exploiting Dual Mode Operations; *TCAD March 2020 599-612*  
**Feng, Y.**, *see* Li, D., *TCAD May 2020 1031-1044*

- Feng, Z.**, GRASS: Graph Spectral Sparsification Leveraging Scalable Spectral Perturbation Analysis; *TCAD Dec. 2020 4944-4957*  
**Fernandez, F.V.**, *see* Passos, F., *TCAD Dec. 2020 4375-4384*  
**Fernandez, F.V.**, *see* Passos, F., *TCAD March 2020 560-571*  
**Ferrandi, F.**, *see* Siracusa, M., *TCAD Nov. 2020 4217-4228*  
**Ferretti, L.**, Kwon, J., Ansaloni, G., Guglielmo, G.D., Carloni, L.P., and Pozzi, L., Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis; *TCAD Nov. 2020 3736-3747*  
**Fettes, Q.**, Karanth, A., Bunesco, R., Louri, A., and Shiflett, K., Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning; *TCAD Nov. 2020 3638-3649*  
**Filho, J.F.**, *see* Felzmann, I., *TCAD Nov. 2020 4052-4063*  
**Fink, G.**, Grimmer, A., Hamidovic, M., Haselmayr, W., and Wille, R., Robustness Analysis for Droplet-Based Microfluidic Networks; *TCAD Oct. 2020 2696-2707*  
**Fiorelli, R.**, *see* Passos, F., *TCAD March 2020 560-571*  
**Fletcher, C.**, *see* Stefanov, E., *TCAD Aug. 2020 1572-1576*  
**Forets, M.**, *see* Bogomolov, S., *TCAD Nov. 2020 4018-4029*  
**Fornaciari, W.**, *see* Barenghi, A., *TCAD Sept. 2020 1778-1791*  
**Fornaciari, W.**, *see* Bhuiyan, A., *TCAD Nov. 2020 3906-3917*  
**Forte, D.**, *see* Wang, H., *TCAD Oct. 2020 2152-2165*  
**Fraire, J.A.**, *see* Stock, G., *TCAD Nov. 2020 3762-3773*  
**Frank, P.**, *see* Voigt, A., *TCAD Aug. 2020 1635-1648*  
**Franke, B.**, *see* Kristien, M., *TCAD Nov. 2020 3544-3554*  
**Franzle, M.**, *see* Xue, B., *TCAD Nov. 2020 4090-4101*  
**Frehse, G.**, *see* Bogomolov, S., *TCAD Nov. 2020 4018-4029*  
**Friedman, E.G.**, *see* Bairamkulov, R., *TCAD Sept. 2020 1916-1924*  
**Frischknecht, A.**, *see* Bernardo, P.P., *TCAD Nov. 2020 4240-4251*  
**Fu, C.**, *see* Zhou, Z., *TCAD Oct. 2020 2293-2306*  
**Fugger, M.**, Najvirt, R., Nowak, T., and Schmid, U., A Faithful Binary Circuit Model; *TCAD Oct. 2020 2784-2797*  
**Fujita, M.**, *see* Kumar, B., *TCAD Jan. 2020 248-261*  
**Fujita, M.**, *see* Wang, P., *TCAD Oct. 2020 2990-2999*

## G

- Gai, T.**, *see* Chen, Y., *TCAD July 2020 1511-1523*  
**Gajaria, D.**, *see* Cordeiro, R., *TCAD Nov. 2020 3373-3384*  
**Gan, H.**, *see* Zhuo, C., *TCAD July 2020 1498-1510*  
**Ganfure, G.O.**, Wu, C., Chang, Y., and Shih, W., DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices; *TCAD Nov. 2020 3311-3322*  
**Gao, C.**, Shi, L., Li, Q., Liu, K., Xue, C.J., Yang, J., and Zhang, Y., Aging Capacitor Supported Cache Management Scheme for Solid-State Drives; *TCAD Oct. 2020 2230-2239*  
**Gao, D.**, Reis, D., Hu, X.S., and Zhuo, C., Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures; *TCAD Dec. 2020 5011-5024*  
**Gao, J.**, Xu, Y., Jiang, Y., Liu, Z., Chang, W., Jiao, X., and Sun, J., EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking; *TCAD Nov. 2020 3420-3432*  
**Gao, J.**, *see* Ma, Y., *TCAD Dec. 2020 5069-5082*  
**Gao, M.**, and Qu, G., Estimate and Recompute: A Novel Paradigm for Approximate Computing on Data Flow Graphs; *TCAD Feb. 2020 335-345*  
**Gao, S.**, *see* Park, D., *TCAD Dec. 2020 5097-5110*  
**Gao, T.**, *see* Li, D., *TCAD May 2020 1031-1044*  
**Gao, Y.**, *see* Li, Z., *TCAD July 2020 1386-1399*  
**Gao, Y.**, *see* Li, Z., *TCAD Jan. 2020 185-198*  
**Gao, Z.**, Tao, J., Zhou, D., and Zeng, X., Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution; *TCAD Oct. 2020 3144-3148*  
**Gao, Z.**, Tao, J., Su, Y., Zhou, D., Zeng, X., and Li, X., Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference; *TCAD Oct. 2020 2029-2041*  
**Gaquiere, C.**, *see* Alim, M.A., *TCAD March 2020 552-559*  
**Garg, S.**, *see* El Massad, M., *TCAD Aug. 2020 1577-1590*  
**Ge, M.**, *see* Chen, S., *TCAD June 2020 1191-1204*

- Gebreyohannes, F.T.**, Porte, J., Louerat, M., and Aboushady, H., A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators; *TCAD Dec. 2020 4311-4324*
- Geng, H.**, Zhong, W., Yang, H., Ma, Y., Mitra, J., and Yu, B., SRAF Insertion via Supervised Dictionary Learning; *TCAD Oct. 2020 2849-2859*
- George, S.**, see Swamy Saranam Chongala, S.R., *TCAD Nov. 2020 3881-3892*
- Gerstlauer, A.**, see Salamin, S., *TCAD Nov. 2020 3361-3372*
- Gerum, C.**, see Bernardo, P.P., *TCAD Nov. 2020 4240-4251*
- Gharehbaghi, A.M.**, see Wang, P., *TCAD Oct. 2020 2990-2999*
- Ghavami, B.**, see Rohanipoor, M.R., *TCAD May 2020 1059-1072*
- Ghiasi, S.**, see Wang, D., *TCAD Dec. 2020 4867-4880*
- Ghosh, S.**, see Jang, J., *TCAD Feb. 2020 308-320*
- Ghosh, S.**, see De, A., *TCAD Dec. 2020 4453-4465*
- Gigler, F.**, see Bartocci, E., *TCAD Nov. 2020 3809-3820*
- Gill, C.D.**, see Zou, A., *TCAD Dec. 2020 5142-5155*
- Gnanasambandapillai, V.**, Peddersen, J., Ragel, R., and Parameswaran, S., FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications; *TCAD Nov. 2020 3577-3588*
- Goel, N.**, see Wang, S., *TCAD Oct. 2020 2254-2267*
- Goh, R.S.M.**, see Luo, T., *TCAD Nov. 2020 438-450*
- Goksoy, A.A.**, see Krishnakumar, A., *TCAD Nov. 2020 4064-4077*
- Golanbari, M.S.**, Kiamehr, S., Ebrahimi, M., and Tahoori, M.B., Selective Flip-Flop Optimization for Reliable Digital Circuit Design; *TCAD July 2020 1484-1497*
- Golanbari, M.S.**, see Weller, D.D., *TCAD Oct. 2020 2772-2783*
- Goli, M.**, Stoppe, J., and Drechsler, R., Automated Nonintrusive Analysis of Electronic System Level Designs; *TCAD Feb. 2020 492-505*
- Gong, L.**, see Wang, X., *TCAD Nov. 2020 4290-4302*
- Gore, G.R.**, see Roymohapatra, S., *TCAD May 2020 1073-1083*
- Govindarajan, H.T.**, see Swamy Saranam Chongala, S.R., *TCAD Nov. 2020 3881-3892*
- Graeb, H.E.**, see Ding, Y.X., *TCAD July 2020 1372-1385*
- Graf, M.**, see Andrade, G.A.G., *TCAD Dec. 2020 5295-5303*
- Graf, M.**, see Andrade, G.A.G., *TCAD March 2020 728-741*
- Gratz, P.V.**, see Wen, F., *TCAD Nov. 2020 3627-3637*
- Graziano, M.**, see Ardesi, Y., *TCAD Oct. 2020 2749-2760*
- Grimmer, A.**, Haselmayr, W., and Wille, R., Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing; *TCAD Feb. 2020 387-396*
- Grimmer, A.**, see Fink, G., *TCAD Oct. 2020 2696-2707*
- Grivet-Talocia, S.**, see Zanco, A., *TCAD Jan. 2020 225-238*
- Grosser, T.**, see Prajapati, N., *TCAD June 2020 1300-1313*
- Grosser, T.**, see Khan, A.A., *TCAD Nov. 2020 3968-3980*
- Gu, J.**, see Lin, Y., *TCAD Dec. 2020 5083-5096*
- Gu, M.**, see Li, Z., *TCAD July 2020 1386-1399*
- Gu, M.**, see Li, Z., *TCAD Jan. 2020 185-198*
- Gu, S.**, see Jiang, W., *TCAD Dec. 2020 4805-4815*
- Gu, X.**, see Jin, S., *TCAD Sept. 2020 1935-1948*
- Gu, X.**, see Jin, S., *TCAD March 2020 700-713*
- Gu, Y.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Guan, N.**, see Sun, J., *TCAD Nov. 2020 3385-3397*
- Guan, N.**, see Liu, S., *TCAD Nov. 2020 3711-3723*
- Guan, N.**, see Sun, J., *TCAD Dec. 2020 4537-4548*
- Guan, N.**, see Jiang, X., *TCAD Oct. 2020 2319-2332*
- Guan, N.**, see Zhang, W., *TCAD Oct. 2020 2333-2346*
- Guan, Z.**, see Zhu, P., *TCAD Dec. 2020 4721-4735*
- Guglielmo, G.D.**, see Ferretti, L., *TCAD Nov. 2020 3736-3747*
- Guilherme, J.**, see Canelas, A., *TCAD Jan. 2020 1-13*
- Gullapalli, K.K.**, see Coram, G.J., *TCAD Oct. 2020 2812-2821*
- Gunzel, M.**, von der Bruggen, G., and Chen, J., Suspension-Aware Earliest-Deadline-First Scheduling Analysis; *TCAD Nov. 2020 4205-4216*
- Guo, D.**, Zhang, H., and Wong, M.D.F., On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography; *TCAD June 2020 1205-1216*
- Guo, D.**, see Wu, H., *TCAD Dec. 2020 5211-5224*
- Guo, J.**, see Wang, D., *TCAD Dec. 2020 4867-4880*
- Guo, Q.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Guo, Q.**, see Lan, Y., *TCAD Dec. 2020 4791-4804*
- Guo, R.**, see Jin, H., *TCAD Dec. 2020 4669-4682*
- Guo, W.**, see Huang, X., *TCAD June 2020 1314-1327*
- Guo, X.**, see Wang, H., *TCAD July 2020 1400-1413*
- Guo, Y.**, see Deng, D., *TCAD Dec. 2020 4496-4509*
- Guo, Y.**, see Li, C., *TCAD Jan. 2020 75-87*
- Guo, Y.**, Hua, Y., and Zuo, P., A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory; *TCAD Jan. 2020 62-74*
- Guo, Z.**, see Sun, J., *TCAD Nov. 2020 3385-3397*
- Guo, Z.**, see Bhuiyan, A., *TCAD Nov. 2020 3906-3917*
- Guo, Z.**, Tang, M., Prouff, E., Luo, M., and Yan, F., Table Recomputation-Based Higher-Order Masking Against Horizontal Attacks; *TCAD Jan. 2020 34-44*
- Gupta, P.**, see Wang, W., *TCAD Oct. 2020 3128-3133*
- Gupta, S.**, see Jindal, N., *TCAD April 2020 922-935*
- Gupta, S.**, see Imani, M., *TCAD Oct. 2020 2422-2433*

## H

- Haaswijk, W.**, Soeken, M., Mishchenko, A., and De Micheli, G., SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism; *TCAD April 2020 871-884*
- Habal, H.**, see Ding, Y.X., *TCAD July 2020 1372-1385*
- Hack, S.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*
- Hafiz, R.**, see Ahmad, H., *TCAD Nov. 2020 4191-4204*
- Haj-Ali, A.**, see Ben-Hur, R., *TCAD Oct. 2020 2434-2447*
- Hamidovic, M.**, see Fink, G., *TCAD Oct. 2020 2696-2707*
- Han, J.**, see Wu, Y., *TCAD Nov. 2020 3177-3189*
- Han, J.**, see Su, S., *TCAD March 2020 654-669*
- Han, K.**, Kahng, A.B., and Li, J., Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution; *TCAD Feb. 2020 478-491*
- Han, L.**, see Shen, Z., *TCAD Dec. 2020 4575-4586*
- Han, S.**, see Cai, Y., *TCAD Dec. 2020 4707-4720*
- Han, S.**, see You, T., *TCAD Oct. 2020 2898-2910*
- Han, S.**, see Zhou, Z., *TCAD Oct. 2020 2293-2306*
- Han, T.H.**, see Kim, M.S., *TCAD Oct. 2020 2761-2771*
- Han, X.**, Chen, J., Qin, B., and Rahardja, S., A Novel Area-Power Efficient Design for Approximated Small-Point FFT Architecture; *TCAD Dec. 2020 4816-4827*
- Han, Y.**, see Liu, B., *TCAD Dec. 2020 4881-4893*
- Han, Y.**, see Wu, S., *TCAD Dec. 2020 4587-4600*
- Han, Y.**, see Lu, H., *TCAD Oct. 2020 2654-2667*
- Hanif, M.A.**, see Ahmad, H., *TCAD Nov. 2020 4191-4204*
- Hannig, F.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*
- Hasan, O.**, see Bukhari, S.A.A., *TCAD Aug. 2020 1725-1738*
- Hasan, O.**, see Khalid, F., *TCAD Nov. 2020 3748-3761*
- Hasan, S.R.**, see Khalid, F., *TCAD Nov. 2020 3748-3761*
- Haselmayr, W.**, see Grimmer, A., *TCAD Feb. 2020 387-396*
- Haselmayr, W.**, see Fink, G., *TCAD Oct. 2020 2696-2707*
- Hashimoto, M.**, see Doi, R., *TCAD Oct. 2020 2572-2587*
- Haster, C.**, see Peach, G., *TCAD Nov. 2020 3492-3505*
- Hasuo, I.**, see Zhang, Z., *TCAD Nov. 2020 3674-3685*
- Hazra, A.**, see Roy, I., *TCAD April 2020 752-765*
- He, B.**, see Zhao, J., *TCAD July 2020 1428-1441*
- He, L.**, see Shi, X., *TCAD Dec. 2020 4999-5010*
- He, S.**, see Chen, G., *TCAD Nov. 2020 4179-4190*
- He, T.**, see Chen, G., *TCAD Nov. 2020 4179-4190*
- He, X.**, see Cao, W., *TCAD Sept. 2020 1841-1854*
- He, X.**, see Li, F., *TCAD Nov. 2020 3589-3600*
- He, X.**, see Zou, A., *TCAD Dec. 2020 5142-5155*
- He, Z.**, see Angizi, S., *TCAD May 2020 1123-1136*
- Hedaoo, T.**, see Ruchkin, I., *TCAD Nov. 2020 3288-3299*
- Hefenbrock, M.**, see Weller, D.D., *TCAD Oct. 2020 2772-2783*
- Henkel, J.**, see Bukhari, S.A.A., *TCAD Aug. 2020 1725-1738*
- Henkel, J.**, see Amrouch, H., *TCAD Nov. 2020 3842-3855*
- Henkel, J.**, see Sagi, M., *TCAD Nov. 2020 3152-3164*

- Henkel, J.**, see Salamin, S., *TCAD Nov. 2020 3361-3372*
- Henkel, J.**, see Surabhi, V.R., *TCAD Nov. 2020 3519-3530*
- Henkel, J.**, see Pagani, S., *TCAD Jan. 2020 101-116*
- Henkel, J.**, see Samie, F., *TCAD March 2020 572-584*
- Herkersdorf, A.**, see Sagi, M., *TCAD Nov. 2020 3152-3164*
- Hermanns, H.**, see Stock, G., *TCAD Nov. 2020 3762-3773*
- Hessabi, S.**, see Safari, S., *TCAD Dec. 2020 4601-4610*
- Heydemann, K.**, see Belleville, N., *TCAD Nov. 2020 3774-3786*
- Hillmich, S.**, see Kole, A., *TCAD Oct. 2020 2375-2383*
- Hiroki, A.**, see Kumashiro, S., *TCAD Feb. 2020 451-463*
- Ho, S.**, see Kang, Y., *TCAD Nov. 2020 3856-3867*
- Ho, T.**, see Huang, X., *TCAD June 2020 1314-1327*
- Ho, T.**, see Weng, J., *TCAD Jan. 2020 157-170*
- Ho, T.**, see Wang, Q., *TCAD March 2020 613-625*
- Ho, T.**, see Liu, C., *TCAD Oct. 2020 2530-2543*
- Ho, T.**, see Liang, T., *TCAD Oct. 2020 2682-2695*
- Ho, T.**, see Ji, W., *TCAD Oct. 2020 2544-2557*
- Ho, T.**, see Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Ho, T.**, see Shao, L., *TCAD Oct. 2020 2708-2721*
- Hoefler, T.**, see Khan, A.A., *TCAD Nov. 2020 3968-3980*
- Holtz, C.**, see Park, D., *TCAD Dec. 2020 5097-5110*
- Horta, N.**, see Canelas, A., *TCAD Jan. 2020 1-13*
- Hosseinabady, M.**, and Nunez-Yanez, J.L., A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis; *TCAD June 2020 1272-1285*
- Hosseini Monazzah, A.M.**, Rahmani, A.M., Miele, A., and Dutt, N., CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation; *TCAD Dec. 2020 4385-4398*
- Hougardy, S.**, see Van Cleeff, P., *TCAD Oct. 2020 2872-2885*
- Hsieh, Y.**, Huang, P., Chen, P., Chang, Y., Kang, W., Yang, M., and Shih, W., Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems; *TCAD Nov. 2020 4115-4128*
- Hsiu, P.**, see Kang, C., *TCAD Nov. 2020 3479-3491*
- Hsiu, P.**, see Chen, W., *TCAD Dec. 2020 4399-4412*
- Hu, J.**, see Zhuo, C., *TCAD July 2020 1498-1510*
- Hu, J.**, see Wu, Y., *TCAD Nov. 2020 3445-3457*
- Hu, J.**, see Jiang, W., *TCAD Nov. 2020 4154-4165*
- Hu, J.**, see Jiang, W., *TCAD Dec. 2020 4805-4815*
- Hu, M.**, Duan, W., Zhang, M., Wei, T., and Chen, M., Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications; *TCAD Nov. 2020 4006-4017*
- Hu, S.**, see Xie, G., *TCAD Dec. 2020 4413-4425*
- Hu, S.**, see Ma, Y., *TCAD Dec. 2020 5069-5082*
- Hu, S.**, see Cao, K., *TCAD Oct. 2020 2095-2108*
- Hu, S.**, see Cui, Y., *TCAD Oct. 2020 1987-1999*
- Hu, W.**, see Zhang, L., *TCAD Oct. 2020 2124-2137*
- Hu, X.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Hu, X.**, see Zheng, X., *TCAD Oct. 2020 2055-2066*
- Hu, X.S.**, see Wang, H., *TCAD Nov. 2020 3787-3798*
- Hu, X.S.**, see Gao, D., *TCAD Dec. 2020 5011-5024*
- Hu, X.S.**, see Ma, Y., *TCAD Jan. 2020 88-100*
- Hu, X.S.**, see Imani, M., *TCAD Oct. 2020 2422-2433*
- Hu, X.S.**, see Ma, Y., *TCAD Oct. 2020 2218-2229*
- Hu, Y.**, see Wang, Z., *TCAD Nov. 2020 3433-3444*
- Hu, Y.**, see Yu, F., *TCAD Nov. 2020 3555-3565*
- Hua, Y.**, see Guo, Y., *TCAD Jan. 2020 62-74*
- Hua, Y.**, see Feng, D., *TCAD Oct. 2020 2516-2529*
- Huang, B.**, see Wang, D., *TCAD April 2020 830-842*
- Huang, C.**, Fan, J., Chen, X., Li, W., and Zhu, Q., Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks; *TCAD Nov. 2020 3323-3335*
- Huang, C.**, see Chen, J., *TCAD Dec. 2020 5042-5055*
- Huang, J.**, see Bhattacharjee, S., *TCAD April 2020 816-829*
- Huang, J.**, see Chen, S., *TCAD June 2020 1191-1204*
- Huang, J.**, Li, R., Jiao, X., Jiang, Y., and Chang, W., Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan; *TCAD Nov. 2020 3336-3347*
- Huang, J.**, see Chen, S., *TCAD Jan. 2020 199-212*
- Huang, K.**, see Chen, G., *TCAD Nov. 2020 4179-4190*
- Huang, L.**, see Wang, J., *TCAD Nov. 2020 3276-3287*
- Huang, L.**, see Li, D., *TCAD May 2020 1031-1044*
- Huang, L.**, see Yu, Q., *TCAD Oct. 2020 2461-2474*
- Huang, P.**, see Lin, I., *TCAD Sept. 2020 1750-1763*
- Huang, P.**, see Hsieh, Y., *TCAD Nov. 2020 4115-4128*
- Huang, P.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Huang, P.**, Chen, Y., and Liao, J., QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices; *TCAD March 2020 585-598*
- Huang, S.**, see Chern, M., *TCAD Oct. 2020 3044-3055*
- Huang, X.**, Ho, T., Chakrabarty, K., and Guo, W., Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips; *TCAD June 2020 1314-1327*
- Huang, X.**, see Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Huang, Y.**, see Shen, J., *TCAD July 2020 1442-1455*
- Huang, Y.**, Milewski, S., Rajski, J., Tyszer, J., and Wang, C., Low Cost Hyper-compression of Test Data; *TCAD Oct. 2020 2964-2975*
- Huang, Y.**, see Chern, M., *TCAD Oct. 2020 3044-3055*
- Huang, Z.**, see Wu, S., *TCAD Dec. 2020 4587-4600*
- Huang, Z.**, see Ni, T., *TCAD Oct. 2020 2938-2951*
- Hunter, H.C.**, see Sethuraman, S., *TCAD Dec. 2020 4635-4644*

## I

- Ibrahim, A.**, Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF(2m); *TCAD July 2020 1546-1549*
- Ibrahim, H.**, see El-Ashry, S., *TCAD May 2020 1137-1150*
- Ibrahim, M.**, see Moradi, Y., *TCAD Feb. 2020 359-372*
- Ibrahim, M.**, see Tang, J., *TCAD Jan. 2020 171-184*
- Ibrahim, M.**, see Tang, J., *TCAD May 2020 1003-1016*
- Ibrayev, T.**, see Ankit, A., *TCAD Oct. 2020 2361-2374*
- Imani, M.**, see Peroni, D., *TCAD Feb. 2020 346-358*
- Imani, M.**, see Peroni, D., *TCAD Dec. 2020 4623-4634*
- Imani, M.**, Yin, X., Messerly, J., Gupta, S., Niemier, M., Hu, X.S., and Rosing, T., SearchHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training; *TCAD Oct. 2020 2422-2433*
- Imani, M.**, Bosch, S., Datta, S., Ramakrishna, S., Salamat, S., Rabaey, J.M., and Rosing, T., QuantHD: A Quantization Framework for Hyperdimensional Computing; *TCAD Oct. 2020 2268-2278*
- Imran, M.**, see Kwon, T., *TCAD Sept. 2020 1855-1865*
- Inoue, M.**, see Mayuga, G., *TCAD Aug. 2020 1688-1698*
- Isakov, M.**, see Taheri, E., *TCAD July 2020 1358-1371*
- Isgenc, M.M.**, see Martins, M.G.A., *TCAD Feb. 2020 520-532*
- Iyengar, A.**, see Jang, J., *TCAD Feb. 2020 308-320*
- Iyer, S.S.**, see Roymohapatra, S., *TCAD May 2020 1073-1083*

## J

- Jaeger, T.**, see De, A., *TCAD Dec. 2020 4453-4465*
- Jang, J.**, De, A., Vontela, D., Nirmala, I., Ghosh, S., and Iyengar, A., Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering; *TCAD Feb. 2020 308-320*
- Jantsch, A.**, see Pagani, S., *TCAD Jan. 2020 101-116*
- Jayasankaran, N.G.**, see Chakraborty, A., *TCAD Oct. 2020 1952-1972*
- Jennions, I.K.**, see Soomro, I.A., *TCAD Dec. 2020 5225-5237*
- Jeon, S.**, Kim, J., Ahn, J., and Cha, H., Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning; *TCAD Nov. 2020 3893-3905*
- Jeon, S.**, see Kim, J., *TCAD Nov. 2020 3931-3943*
- Ji, C.**, see Wu, C., *TCAD Nov. 2020 3993-4005*
- Ji, C.**, see Wu, C., *TCAD Nov. 2020 3263-3275*
- Ji, D.**, see Chiang, H., *TCAD Oct. 2020 2178-2191*
- Ji, W.**, see Weng, J., *TCAD Jan. 2020 157-170*
- Ji, W.**, see Wang, Q., *TCAD March 2020 613-625*

- Ji, W.**, Ho, T., Wang, J., and Yao, H., Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network; *TCAD Oct. 2020* 2544-2557
- Jia, X.**, Yang, J., Dai, P., Liu, R., Chen, Y., and Zhao, W., SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing; *TCAD April 2020* 789-802
- Jia, X.**, see Xing, Y., *TCAD Oct. 2020* 2668-2681
- Jia, Z.**, see Zhang, Z., *TCAD Sept. 2020* 1792-1805
- Jia, Z.**, see Shen, Z., *TCAD Dec. 2020* 4575-4586
- Jia, Z.**, see Zhang, W., *TCAD Oct. 2020* 2333-2346
- Jiang, H.**, see Wu, S., *TCAD Dec. 2020* 4587-4600
- Jiang, I.H.**, see Chang, W., *TCAD Aug. 2020* 1662-1673
- Jiang, J.**, see Zhang, Y., *TCAD March 2020* 714-727
- Jiang, J.**, Sun, X., Sun, Y., Wu, K., and Xia, Z., Structured Decomposition for Reversible Boolean Functions; *TCAD Oct. 2020* 2410-2421
- Jiang, M.**, see Liu, J., *TCAD Dec. 2020* 4748-4759
- Jiang, W.**, Yang, L., Dasgupta, S., Hu, J., and Shi, Y., Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search With Hot Start; *TCAD Nov. 2020* 4154-4165
- Jiang, W.**, Yang, L., Sha, E.H., Zhuge, Q., Gu, S., Dasgupta, S., Shi, Y., and Hu, J., Hardware/Software Co-Exploration of Neural Architectures; *TCAD Dec. 2020* 4805-4815
- Jiang, X.**, Guan, N., Long, X., and Wan, H., Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multicores Platforms; *TCAD Oct. 2020* 2319-2332
- Jiang, Y.**, see Wang, J., *TCAD Nov. 2020* 3276-3287
- Jiang, Y.**, see Gao, J., *TCAD Nov. 2020* 3420-3432
- Jiang, Y.**, see Huang, J., *TCAD Nov. 2020* 3336-3347
- Jiang, Y.**, see Jiao, X., *TCAD Dec. 2020* 5032-5041
- Jiang, Z.**, see Wang, Z., *TCAD Nov. 2020* 3433-3444
- Jiao, X.**, see Gao, J., *TCAD Nov. 2020* 3420-3432
- Jiao, X.**, see Huang, J., *TCAD Nov. 2020* 3336-3347
- Jiao, X.**, Ma, D., Chang, W., and Jiang, Y., LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units; *TCAD Dec. 2020* 5032-5041
- Jin, H.**, see Li, H., *TCAD Nov. 2020* 4030-4041
- Jin, H.**, Chen, D., Liu, H., Liao, X., Guo, R., and Zhang, Y., Miss Penalty Aware Cache Replacement for Hybrid Memory Systems; *TCAD Dec. 2020* 4669-4682
- Jin, S.**, Zhang, Z., Chakrabarty, K., and Gu, X., Self-Learning and Efficient Health-Status Analysis for a Core Router System; *TCAD Sept. 2020* 1935-1948
- Jin, S.**, Zhang, Z., Chakrabarty, K., and Gu, X., Hierarchical Symbol-Based Health-Status Analysis Using Time-Series Data in a Core Router System; *TCAD March 2020* 700-713
- Jin, Y.**, see Arias, O., *TCAD Nov. 2020* 4078-4089
- Jin, Y.**, see Yu, F., *TCAD Nov. 2020* 3555-3565
- Jindal, N.**, Gupta, S., Ravipati, D.P., Panda, P.R., and Sarangi, S.R., Enhancing Network-on-Chip Performance by Reusing Trace Buffers; *TCAD April 2020* 922-935
- Joshi, A.**, see Coskun, A., *TCAD Dec. 2020* 5183-5196
- Joshi, P.**, Ravi, S.S., Liu, Q., Bordoloi, U.D., Samii, S., Shukla, S.K., and Zeng, H., Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD; *TCAD May 2020* 1109-1122
- Ju, L.**, see Zhang, W., *TCAD Oct. 2020* 2333-2346
- Jung, M.**, Choi, W., Kwon, M., Srikantaiah, S., Yoo, J., and Kandemir, M.T., Design of a Host Interface Logic for GC-Free SSDs; *TCAD Aug. 2020* 1674-1687
- Juretus, K.**, and Savvidis, I., Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack; *TCAD Aug. 2020* 1607-1620
- K**
- Kahng, A.B.**, see Han, K., *TCAD Feb. 2020* 478-491
- Kahng, A.B.**, see Coskun, A., *TCAD Dec. 2020* 5183-5196
- Kahng, A.B.**, see Fatemi, H., *TCAD Oct. 2020* 2860-2871
- Kamal, M.**, see Akbari, O., *TCAD Oct. 2020* 2558-2571
- Kamei, T.**, see Kumashiro, S., *TCAD Feb. 2020* 451-463
- Kandemir, M.T.**, see Jung, M., *TCAD Aug. 2020* 1674-1687
- Kandemir, M.T.**, see Swamy Saranam Chongala, S.R., *TCAD Nov. 2020* 3881-3892
- Kang, C.**, Mendis, H.R., Lin, C., Chen, M., and Hsiu, P., Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference; *TCAD Nov. 2020* 3479-3491
- Kang, I.**, see Park, D., *TCAD Dec. 2020* 5097-5110
- Kang, J.**, see Kim, J., *TCAD Nov. 2020* 3931-3943
- Kang, S.**, see Kim, D., *TCAD Aug. 2020* 1744-1749
- Kang, S.**, see Cheong, M., *TCAD Sept. 2020* 1925-1934
- Kang, S.**, see Kwon, H., *TCAD Dec. 2020* 4985-4998
- Kang, S.**, see Lee, Y., *TCAD Oct. 2020* 3023-3034
- Kang, W.**, see Hsieh, Y., *TCAD Nov. 2020* 4115-4128
- Kang, W.**, and Yoo, S., Q-Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD; *TCAD Oct. 2020* 2240-2253
- Kang, Y.**, Wu, C., Chang, Y., Kuo, T., and Ho, S., On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAM-Based Crossbar Accelerators; *TCAD Nov. 2020* 3856-3867
- Kaplan, F.**, Said, M., Reda, S., and Coskun, A.K., LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency; *TCAD April 2020* 895-908
- Karanth, A.**, see Fettes, Q., *TCAD Nov. 2020* 3638-3649
- Karimian, N.**, see Cordeiro, R., *TCAD Nov. 2020* 3373-3384
- Karri, R.**, see Surabhi, V.R., *TCAD Nov. 2020* 3519-3530
- Karri, R.**, see Shayan, M., *TCAD Dec. 2020* 4908-4920
- Karri, R.**, see Tang, J., *TCAD Jan. 2020* 171-184
- Karri, R.**, see Tang, J., *TCAD May 2020* 1003-1016
- Kastner, R.**, see Zhang, L., *TCAD Oct. 2020* 2124-2137
- Kattan, H.**, see Amrouch, H., *TCAD Nov. 2020* 3842-3855
- Ke, J.**, see Lin, I., *TCAD Sept. 2020* 1750-1763
- Keller, J.**, see Kessler, C., *TCAD Nov. 2020* 4166-4178
- Kennings, A.**, see Tabrizi, A.F., *TCAD June 2020* 1177-1190
- Kessler, C.**, Litzinger, S., and Keller, J., Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS; *TCAD Nov. 2020* 4166-4178
- Khailany, B.**, see Lin, Y., *TCAD Dec. 2020* 5083-5096
- Khalid, F.**, see Bukhari, S.A.A., *TCAD Aug. 2020* 1725-1738
- Khalid, F.**, Hasan, S.R., Zia, S., Hasan, O., Awad, F., and Shafique, M., MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices; *TCAD Nov. 2020* 3748-3761
- Khamis, M.**, see El-Ashry, S., *TCAD May 2020* 1137-1150
- Khan, A.A.**, Mewes, H., Grosse, T., Hoefler, T., and Castrillon, J., Polyhedral Compilation for Racetrack Memories; *TCAD Nov. 2020* 3968-3980
- Khandelwal, S.**, see Eslahi, H., *TCAD Oct. 2020* 2000-2005
- Khanna, R.**, see Liu, R., *TCAD July 2020* 1532-1545
- Khomenko, V.**, see Sokolov, D., *TCAD May 2020* 952-965
- Khorrani, F.**, see Surabhi, V.R., *TCAD Nov. 2020* 3519-3530
- Kiamehr, S.**, see Golanbari, M.S., *TCAD July 2020* 1484-1497
- Kim, D.**, Do, S., Lee, S., and Kang, S., Compact Topology-Aware Bus Routing for Design Regularity; *TCAD Aug. 2020* 1744-1749
- Kim, D.H.**, see Lin, S.D., *TCAD June 2020* 1165-1176
- Kim, D.H.**, see Dewan, M.I., *TCAD Dec. 2020* 5111-5122
- Kim, H.**, see Seo, B., *TCAD Jan. 2020* 56-61
- Kim, J.**, see Park, J., *TCAD Sept. 2020* 1889-1901
- Kim, J.**, Baek, S., Choi, Y., Ahn, J., and Cha, H., Hydrone: Reconfigurable Energy Storage for UAV Applications; *TCAD Nov. 2020* 3686-3697
- Kim, J.**, see Jeon, S., *TCAD Nov. 2020* 3893-3905
- Kim, J.**, Choi, Y., Jeon, S., Kang, J., and Cha, H., Optrone: Maximizing Performance and Energy Resources of Drone Batteries; *TCAD Nov. 2020* 3931-3943
- Kim, J.**, see Myeong, I., *TCAD Dec. 2020* 4351-4358
- Kim, J.S.**, see Mutlu, O., *TCAD Aug. 2020* 1555-1571
- Kim, K.**, see Sethuraman, S., *TCAD Dec. 2020* 4635-4644



- Kim, M.S.**, Kim, Y.W., and Han, T.H., System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization; *TCAD Oct. 2020 2761-2771*
- Kim, S.**, see Seo, B., *TCAD Jan. 2020 56-61*
- Kim, Y.**, see Lee, Y., *TCAD Nov. 2020 3239-3249*
- Kim, Y.**, see Myeong, I., *TCAD Dec. 2020 4351-4358*
- Kim, Y.H.**, see Kwon, H., *TCAD Dec. 2020 4985-4998*
- Kim, Y.W.**, see Kim, M.S., *TCAD Oct. 2020 2761-2771*
- Kinsky, M.A.**, see Taheri, E., *TCAD July 2020 1358-1371*
- Kirov, D.**, see Nuzzo, P., *TCAD Oct. 2020 2109-2123*
- Knechtel, J.**, see Patnaik, S., *TCAD Aug. 2020 1591-1606*
- Knechtel, J.**, see Patnaik, S., *TCAD Dec. 2020 4466-4481*
- Ko, H.**, see Myeong, I., *TCAD Dec. 2020 4351-4358*
- Kobayashi, K.**, see Kumashiro, S., *TCAD Feb. 2020 451-463*
- Kole, A.**, Hillmich, S., Datta, K., Wille, R., and Sengupta, I., Improved Mapping of Quantum Circuits to IBM QX Architectures; *TCAD Oct. 2020 2375-2383*
- Kolluri, S.K.**, see Xu, C., *TCAD Jan. 2020 277*
- Koneru, A.**, and Chakrabarty, K., An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs; *TCAD Oct. 2020 3056-3066*
- Kong, C.**, see Sun, X., *TCAD Jan. 2020 14-24*
- Kong, W.**, see Su, S., *TCAD March 2020 654-669*
- Kong, Y.**, Zhang, M., Zhan, X., Cao, R., and Chen, J., Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and Solutions; *TCAD Nov. 2020 4042-4051*
- Kornaros, G.**, see Tomoutzoglou, O., *TCAD May 2020 1017-1030*
- Kotra, J.**, see Swamy Saranam Chongala, S.R., *TCAD Nov. 2020 3881-3892*
- Kouhpayeh-Zadeh-Esfahani, S.**, Abdipour, A., and Afrooz, K., Fast Methodology for Time-Domain Analysis of Nonlinear-Loaded Transmission Line Excited by an Arbitrary Modulated Signal; *TCAD March 2020 670-674*
- Kozhikkottu, V.J.**, see Venkataramani, S., *TCAD Oct. 2020 2503-2515*
- Kra, Y.**, see Maltabashi, O., *TCAD Oct. 2020 2886-2897*
- Krishnakumar, A.**, Arda, S.E., Goksoy, A.A., Mandal, S.K., Ogras, U.Y., Sartor, A.L., and Marculescu, R., Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems; *TCAD Nov. 2020 4064-4077*
- Krishnamurthy, P.**, see Surabhi, V.R., *TCAD Nov. 2020 3519-3530*
- Kristien, M.**, Spink, T., Campbell, B., Sarkar, S., Stark, I., Franke, B., Bohm, I., and Topham, N., Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems; *TCAD Nov. 2020 3544-3554*
- Krithivasan, S.**, Sen, S., and Raghunathan, A., Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks; *TCAD Nov. 2020 4129-4141*
- Ku, B.W.**, Chang, K., and Lim, S.K., Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs; *TCAD June 2020 1151-1164*
- Kuan, K.**, and Adegbiya, T., Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design; *TCAD June 2020 1328-1339*
- Kuang, J.**, see Ma, Y., *TCAD Dec. 2020 5069-5082*
- Kukkala, V.K.**, Thiruloga, S.V., and Pasricha, S., INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems; *TCAD Nov. 2020 3698-3710*
- Kulkarni, J.P.**, see Sayal, A., *TCAD Dec. 2020 4760-4776*
- Kumar, A.**, see Moolchandani, D., *TCAD Nov. 2020 4252-4265*
- Kumar, B.**, Basu, K., Fujita, M., and Singh, V., Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection; *TCAD Jan. 2020 248-261*
- Kumashiro, S.**, Kamei, T., Hiroki, A., and Kobayashi, K., An Efficient and Accurate Time Step Control Method for Power Device Transient Simulation Utilizing Dominant Time Constant Approximation; *TCAD Feb. 2020 451-463*
- Kundert, K.S.**, see Coram, G.J., *TCAD Oct. 2020 2812-2821*
- Kung, J.**, see Park, J., *TCAD Sept. 2020 1889-1901*
- Kung, Y.**, Lee, K., and Reddy, S.M., Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run; *TCAD June 2020 1340-1345*
- Kunz, W.**, see Ludwig, T., *TCAD Oct. 2020 3093-3106*
- Kuo, S.**, see Chen, J., *TCAD Dec. 2020 5042-5055*
- Kuo, T.**, see Kang, Y., *TCAD Nov. 2020 3856-3867*
- Kuo, T.**, see Wu, C., *TCAD Nov. 2020 4266-4277*
- Kuo, T.**, see Wu, C., *TCAD Nov. 2020 3993-4005*
- Kuo, T.**, see Wu, C., *TCAD Nov. 2020 3263-3275*
- Kuo, T.**, see Chen, W., *TCAD Dec. 2020 4399-4412*
- Kuo, Y.**, see Chen, J., *TCAD Dec. 2020 5042-5055*
- Kurdahi, F.**, see Zargari, A.H.A., *TCAD Nov. 2020 3833-3841*
- Kvassay, M.**, see Levashenko, V., *TCAD Dec. 2020 4854-4866*
- Kvatinsky, S.**, see Ben-Hur, R., *TCAD Oct. 2020 2434-2447*
- Kwon, H.**, Lee, S., Kim, Y.H., and Kang, S., Additive Statistical Leakage Analysis Using Exponential Mixture Model; *TCAD Dec. 2020 4985-4998*
- Kwon, J.**, see Ferretti, L., *TCAD Nov. 2020 3736-3747*
- Kwon, M.**, see Jung, M., *TCAD Aug. 2020 1674-1687*
- Kwon, O.**, see Wang, Q., *TCAD March 2020 613-625*
- Kwon, T.**, Imran, M., and Yang, J., Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement; *TCAD Sept. 2020 1855-1865*

## L

- Lai, L.**, Tsai, K., and Li, H., GPGPU-Based ATPG System: Myth or Reality?; *TCAD Jan. 2020 239-247*
- Lam, S.**, see Ou, C., *TCAD Oct. 2020 2166-2177*
- Lan, Y.**, Nixon, K.W., Guo, Q., Zhang, G., Xu, Y., Li, H., and Chen, Y., FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks; *TCAD Dec. 2020 4791-4804*
- Lao, Y.**, see Xu, Y., *TCAD Dec. 2020 4426-4438*
- Lau, F.**, see Liu, S., *TCAD Oct. 2020 2615-2627*
- Lee, C.**, see Liang, T., *TCAD Oct. 2020 2682-2695*
- Lee, D.**, see Park, D., *TCAD Dec. 2020 5097-5110*
- Lee, H.**, see You, T., *TCAD Oct. 2020 2898-2910*
- Lee, H.**, see Fatemi, H., *TCAD Oct. 2020 2860-2871*
- Lee, I.**, see Cheong, M., *TCAD Sept. 2020 1925-1934*
- Lee, I.**, see Ruchkin, I., *TCAD Nov. 2020 3288-3299*
- Lee, K.**, see Kung, Y., *TCAD June 2020 1340-1345*
- Lee, M.K.F.**, see Luo, T., *TCAD Feb. 2020 438-450*
- Lee, S.**, see Kim, D., *TCAD Aug. 2020 1744-1749*
- Lee, S.**, see Mahale, G., *TCAD Nov. 2020 4278-4289*
- Lee, S.**, see Kwon, H., *TCAD Dec. 2020 4985-4998*
- Lee, S.**, see Chern, M., *TCAD Oct. 2020 3044-3055*
- Lee, Y.**, Park, J., Ryu, J., and Kim, Y., AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage; *TCAD Nov. 2020 3239-3249*
- Lee, Y.**, Lim, H., and Kang, S., Robust Secure Shield Architecture for Detection and Protection Against Invasive Attacks; *TCAD Oct. 2020 3023-3034*
- Lee, Y.**, see Lee, Y., *TCAD Oct. 2020 3023-3034*
- Leisa, R.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*
- Leng, J.**, see Zou, A., *TCAD Dec. 2020 5142-5155*
- Levashenko, V.**, Lukyanchuk, I., Zaitseva, E., Kvassay, M., Rabcan, J., and Rusnak, P., Development of Programmable Logic Array for Multiple-Valued Logic Functions; *TCAD Dec. 2020 4854-4866*
- Li, B.**, see Cai, Y., *TCAD July 2020 1414-1427*
- Li, B.**, see Zhang, G.L., *TCAD Dec. 2020 4482-4495*
- Li, B.**, see Li, Z., *TCAD Dec. 2020 4736-4747*
- Li, B.**, see Wang, Q., *TCAD March 2020 613-625*
- Li, B.**, see Liu, C., *TCAD Oct. 2020 2530-2543*
- Li, B.**, see Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Li, C.**, Shi, L., Liang, Y., and Xue, C.J., SEAL: User Experience-Aware Two-Level Swap for Mobile Devices; *TCAD Nov. 2020 4102-4114*
- Li, C.**, Zigerelli, A., Yang, J., Zhang, Y., Ma, S., and Guo, Y., A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing; *TCAD Jan. 2020 75-87*
- Li, C.**, see Feng, D., *TCAD Oct. 2020 2516-2529*
- Li, D.**, Huang, L., Gao, T., Feng, Y., Tavares, A., and Wang, K., An Extended Nonstrict Partially Ordered Set-Based Configurable Linear Sorter on FPGAs; *TCAD May 2020 1031-1044*
- Li, F.**, Li, G., Mo, Z., He, X., and Cheng, J., FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs; *TCAD Nov. 2020 3589-3600*
- Li, F.**, see Sun, J., *TCAD Dec. 2020 4537-4548*

- Li, G.**, see Li, F., *TCAD Nov. 2020 3589-3600*
- Li, G.**, Ma, X., Wang, X., Liu, L., Xue, J., and Feng, X., Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices; *TCAD Nov. 2020 3614-3626*
- Li, G.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Li, H.**, see Chen, G., *TCAD Sept. 2020 1902-1915*
- Li, H.**, Jin, H., Zheng, L., and Liao, X., ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory; *TCAD Nov. 2020 4030-4041*
- Li, H.**, see Cui, A., *TCAD Dec. 2020 4524-4536*
- Li, H.**, see Lan, Y., *TCAD Dec. 2020 4791-4804*
- Li, H.**, see Li, Z., *TCAD Dec. 2020 4736-4747*
- Li, H.**, see Lai, L., *TCAD Jan. 2020 239-247*
- Li, H.**, see Zhang, Y., *TCAD March 2020 714-727*
- Li, H.**, see Lu, H., *TCAD Oct. 2020 2654-2667*
- Li, H.**, see Yang, C., *TCAD Oct. 2020 2192-2205*
- Li, J.**, see Han, K., *TCAD Feb. 2020 478-491*
- Li, J.**, Sha, Z., Cai, Z., Trahay, F., and Liao, J., Patch-Based Data Management for Dual-Copy Buffers in RAID-Enabled SSDs; *TCAD Nov. 2020 3956-3967*
- Li, J.**, Xu, Q., Li, Y., Chen, L., Shi, G., and Meng, D., Efficient Return Address Verification Based on Dislocated Stack; *TCAD Nov. 2020 3398-3407*
- Li, J.**, Chen, L., Shi, G., Chen, K., and Meng, D., ABCFI: Fast and Lightweight Fine-Grained Hardware-Assisted Control-Flow Integrity; *TCAD Nov. 2020 3165-3176*
- Li, J.**, see Cheng, M., *TCAD Oct. 2020 2925-2937*
- Li, L.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Li, L.**, see Cui, Y., *TCAD Oct. 2020 1987-1999*
- Li, M.**, see Cui, A., *TCAD Dec. 2020 4524-4536*
- Li, M.**, see Zhang, G.L., *TCAD Dec. 2020 4482-4495*
- Li, Q.**, see Xue, B., *TCAD Nov. 2020 3944-3955*
- Li, Q.**, see Wu, C., *TCAD Nov. 2020 3263-3275*
- Li, Q.**, see Gao, C., *TCAD Oct. 2020 2230-2239*
- Li, R.**, see Huang, J., *TCAD Nov. 2020 3336-3347*
- Li, R.**, see Xie, G., *TCAD Dec. 2020 4413-4425*
- Li, S.**, see Zhou, X., *TCAD Dec. 2020 4683-4694*
- Li, S.**, see Feng, Y., *TCAD March 2020 599-612*
- Li, S.**, see Yang, H., *TCAD Oct. 2020 2822-2834*
- Li, T.**, see Wang, Y., *TCAD Dec. 2020 4611-4622*
- Li, W.**, see Huang, C., *TCAD Nov. 2020 3323-3335*
- Li, W.**, see Lin, Y., *TCAD Dec. 2020 5083-5096*
- Li, W.**, see Shao, L., *TCAD Oct. 2020 2708-2721*
- Li, X.**, see Peng, F., *TCAD Dec. 2020 4971-4984*
- Li, X.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Li, X.**, see Lu, H., *TCAD Oct. 2020 2654-2667*
- Li, X.**, see Gao, Z., *TCAD Oct. 2020 2029-2041*
- Li, X.**, see Bu, L., *TCAD Oct. 2020 2081-2094*
- Li, Y.**, see Li, J., *TCAD Nov. 2020 3398-3407*
- Li, Y.**, see Liu, Y., *TCAD Oct. 2020 2067-2080*
- Li, Y.**, see Tian, C., *TCAD Oct. 2020 2911-2924*
- Li, Y.**, Wang, Y., Zhou, R., and Lin, Z., An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration; *TCAD Oct. 2020 2640-2653*
- Li, Y.**, see Li, Y., *TCAD Oct. 2020 2640-2653*
- Li, Z.**, see Chen, S., *TCAD June 2020 1191-1204*
- Li, Z.**, Wan, H., Deng, Y., Zhao, X., Gao, Y., Song, X., and Gu, M., Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments; *TCAD July 2020 1386-1399*
- Li, Z.**, Li, B., Fan, Z., and Li, H., RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation; *TCAD Dec. 2020 4736-4747*
- Li, Z.**, Wan, H., Deng, Y., Zhao, X., Gao, Y., Song, X., and Gu, M., Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches; *TCAD Jan. 2020 185-198*
- Li, Z.**, see Wang, Q., *TCAD March 2020 613-625*
- Liang, A.C.**, see Wu, D.C., *TCAD Dec. 2020 5281-5294*
- Liang, H.**, see Ni, T., *TCAD Oct. 2020 2938-2951*
- Liang, L.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Liang, L.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Liang, S.**, see Xing, Y., *TCAD Oct. 2020 2668-2681*
- Liang, T.**, Zhong, Z., Pajic, M., and Chakrabarty, K., Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes; *TCAD Nov. 2020 3531-3543*
- Liang, T.**, see Shayan, M., *TCAD Dec. 2020 4908-4920*
- Liang, T.**, Chan, Y., Ho, T., Chakrabarty, K., and Lee, C., Multitarget Sample Preparation Using MEDA Biochips; *TCAD Oct. 2020 2682-2695*
- Liang, Y.**, Lu, L., Xiao, Q., and Yan, S., Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs; *TCAD April 2020 857-870*
- Liang, Y.**, see Zhao, J., *TCAD July 2020 1428-1441*
- Liang, Y.**, see Li, C., *TCAD Nov. 2020 4102-4114*
- Liang, Y.**, Chen, T., Chang, Y., Chen, S., Wei, H., and Shih, W., B\*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory; *TCAD Dec. 2020 4549-4562*
- Liang, Y.**, see Zhu, J., *TCAD Oct. 2020 2279-2292*
- Liao, J.**, see Li, J., *TCAD Nov. 2020 3956-3967*
- Liao, J.**, see Huang, P., *TCAD March 2020 585-598*
- Liao, X.**, see Li, H., *TCAD Nov. 2020 4030-4041*
- Liao, X.**, see Jin, H., *TCAD Dec. 2020 4669-4682*
- Liden Eddeland, J.**, Claessen, K., Smallbone, N., Ramezani, Z., Miremadi, S., and Akesson, K., Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans; *TCAD Dec. 2020 5247-5260*
- Lim, H.**, see Lee, Y., *TCAD Oct. 2020 3023-3034*
- Lim, S.K.**, see Ku, B.W., *TCAD June 2020 1151-1164*
- Limaye, A.**, see Cordeiro, R., *TCAD Nov. 2020 3373-3384*
- Limaye, N.**, see Sengupta, A., *TCAD Dec. 2020 4439-4452*
- Lin, B.**, see Park, D., *TCAD Dec. 2020 5097-5110*
- Lin, C.**, see Kang, C., *TCAD Nov. 2020 3479-3491*
- Lin, C.**, Liu, C., Chen, Y., and Wang, C., A New Necessary Condition for Threshold Function Identification; *TCAD Dec. 2020 5304-5308*
- Lin, C.**, see Chiang, H., *TCAD Oct. 2020 2178-2191*
- Lin, I.**, Chang, D., Chen, W., Ke, J., and Huang, P., Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture; *TCAD Sept. 2020 1750-1763*
- Lin, M.P.**, see Su, Y., *TCAD March 2020 675-685*
- Lin, S.D.**, and Kim, D.H., Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design; *TCAD June 2020 1165-1176*
- Lin, T.**, and Chen, S., A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees; *TCAD Oct. 2020 2475-2488*
- Lin, Y.**, see Chen, Y., *TCAD July 2020 1511-1523*
- Lin, Y.**, Li, W., Gu, J., Ren, H., Khailany, B., and Pan, D.Z., ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs; *TCAD Dec. 2020 5083-5096*
- Lin, Y.**, see Cai, Y., *TCAD Dec. 2020 4707-4720*
- Lin, Z.**, see Chen, J., *TCAD Dec. 2020 5042-5055*
- Lin, Z.**, see Li, Y., *TCAD Oct. 2020 2640-2653*
- Ling, Y.**, see Chen, G., *TCAD Nov. 2020 4179-4190*
- Ling, Y.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Litzinger, S.**, see Kessler, C., *TCAD Nov. 2020 4166-4178*
- Liu, B.**, Chen, X., Han, Y., and Xu, H., Swallow: A Versatile Accelerator for Sparse Neural Networks; *TCAD Dec. 2020 4881-4893*
- Liu, B.**, see Yang, C., *TCAD Oct. 2020 2192-2205*
- Liu, C.**, see Wang, Z., *TCAD Nov. 2020 3433-3444*
- Liu, C.**, see Lin, C., *TCAD Dec. 2020 5304-5308*
- Liu, C.**, Li, B., Bhattacharya, B.B., Chakrabarty, K., Ho, T., and Schlichtmann, U., Test Generation for Flow-Based Microfluidic Biochips With General Architectures; *TCAD Oct. 2020 2530-2543*
- Liu, D.**, see Wu, B., *TCAD April 2020 803-815*
- Liu, D.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Liu, D.**, Li, X., Huang, P., Gu, Y., Ling, Y., Zhong, K., Liu, R., Chen, X., and Liang, L., Downsizing Without Downgrading: Approximated Dynamic Time Warping on Nonvolatile Memories; *TCAD Jan. 2020 131-144*
- Liu, H.**, see Jin, H., *TCAD Dec. 2020 4669-4682*
- Liu, J.**, see Wu, B., *TCAD Sept. 2020 1806-1819*

- Liu, J.**, Zhang, J., Ding, Y., Xu, X., Jiang, M., and Shi, Y., Binarizing Weights Wisely for Edge Intelligence: Guide for Partial Binarization of Deconvolution-Based Generators; *TCAD Dec. 2020 4748-4759*
- Liu, J.**, see Feng, Y., *TCAD March 2020 599-612*
- Liu, J.**, see Feng, D., *TCAD Oct. 2020 2516-2529*
- Liu, K.**, see Cui, C., *TCAD Dec. 2020 4958-4970*
- Liu, K.**, see Gao, C., *TCAD Oct. 2020 2230-2239*
- Liu, L.**, see Tida, U.R., *TCAD Feb. 2020 281-293*
- Liu, L.**, see Li, G., *TCAD Nov. 2020 3614-3626*
- Liu, L.**, see Zheng, S., *TCAD Nov. 2020 3408-3419*
- Liu, L.**, see Wu, Y., *TCAD Nov. 2020 3177-3189*
- Liu, L.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Liu, P.**, see Weng, J., *TCAD Jan. 2020 157-170*
- Liu, Q.**, see Joshi, P., *TCAD May 2020 1109-1122*
- Liu, R.**, see Jia, X., *TCAD April 2020 789-802*
- Liu, R.**, Delgado-Frias, J.G., Boyce, D., Qian, Y., and Khanna, R., Online Firmware Functional Validation Scheme Using Colored Petri Net Model; *TCAD July 2020 1532-1545*
- Liu, R.**, see Wang, J., *TCAD Dec. 2020 5170-5182*
- Liu, R.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Liu, S.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Liu, S.**, Zhang, W., Lv, M., Chen, Q., and Guan, N., LATICS: A Low-Overhead Adaptive Task-Based Intermittent Computing System; *TCAD Nov. 2020 3711-3723*
- Liu, S.**, Lau, F., and Schafer, B.C., Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows; *TCAD Oct. 2020 2615-2627*
- Liu, W.**, see Wu, F., *TCAD April 2020 909-921*
- Liu, W.**, see Xu, Y., *TCAD Dec. 2020 4426-4438*
- Liu, W.**, see Zhang, W., *TCAD Oct. 2020 2333-2346*
- Liu, W.**, Ni, Z., Ni, J., Rafferty, C., and O'Neill, M., High Performance Modular Multiplication for SIDH; *TCAD Oct. 2020 3118-3122*
- Liu, W.**, see Ye, Y., *TCAD Oct. 2020 2384-2395*
- Liu, X.**, see Xing, Y., *TCAD Oct. 2020 2668-2681*
- Liu, Y.**, Mukherjee, N., Rajski, J., Reddy, S.M., and Tyszer, J., Deterministic Stellar BIST for Automotive ICs; *TCAD Aug. 2020 1699-1710*
- Liu, Y.**, see Wang, J., *TCAD Dec. 2020 5170-5182*
- Liu, Y.**, Peng, C., Zhao, Y., Li, Y., and Zeng, H., Schedulability Analysis of Engine Control Systems With Dynamic Switching Speeds; *TCAD Oct. 2020 2067-2080*
- Liu, Y.**, see Xu, C., *TCAD Oct. 2020 2798-2811*
- Liu, Y.**, see Chakraborty, A., *TCAD Oct. 2020 1952-1972*
- Liu, Z.**, see Gao, J., *TCAD Nov. 2020 3420-3432*
- Lloyd, D.**, see Sokolov, D., *TCAD May 2020 952-965*
- Long, X.**, see Jiang, X., *TCAD Oct. 2020 2319-2332*
- Lopez-Villegas, J.M.**, see Passos, F., *TCAD March 2020 560-571*
- Louerat, M.**, see Gebreyohannes, F.T., *TCAD Dec. 2020 4311-4324*
- Lourenco, N.**, see Canelas, A., *TCAD Jan. 2020 1-13*
- Louri, A.**, see Chen, Y., *TCAD Nov. 2020 3724-3735*
- Louri, A.**, see Fettes, Q., *TCAD Nov. 2020 3638-3649*
- Lu, C.**, see Ma, Y., *TCAD Nov. 2020 3506-3518*
- Lu, H.**, Zhang, M., Han, Y., Wang, Q., Li, H., and Li, X., Architecting Effectual Computation for Machine Learning Accelerators; *TCAD Oct. 2020 2654-2667*
- Lu, L.**, see Liang, Y., *TCAD April 2020 857-870*
- Lu, L.**, see Ni, T., *TCAD Oct. 2020 2938-2951*
- Lu, X.**, see Yu, L., *TCAD Oct. 2020 3000-3011*
- Lu, Y.**, see Shi, J., *TCAD Oct. 2020 2138-2151*
- Lu, Z.**, see Wu, F., *TCAD April 2020 909-921*
- Lu, Z.**, see Ma, R., *TCAD Dec. 2020 4563-4574*
- Luan, J.**, and Zhang, Z., Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion; *TCAD Feb. 2020 547-551*
- Lubeck, K.**, see Bernardo, P.P., *TCAD Nov. 2020 4240-4251*
- Ludwig, T.**, Urdahl, J., Stoffel, D., and Kunz, W., Properties First—Correct-By-Construction RTL Design in System-Level Design Flows; *TCAD Oct. 2020 3093-3106*
- Lukyanchuk, I.**, see Levashenko, V., *TCAD Dec. 2020 4854-4866*
- Luo, G.**, see Shen, M., *TCAD Feb. 2020 411-423*
- Luo, M.**, see Guo, Z., *TCAD Jan. 2020 34-44*
- Luo, S.**, see Zhuo, C., *TCAD July 2020 1498-1510*
- Luo, T.**, Wang, X., Qu, C., Lee, M.K.F., Tang, W.T., Wong, W., and Goh, R.S.M., An FPGA-Based Hardware Emulator for Neuromorphic Chip With RRAM; *TCAD Feb. 2020 438-450*
- Lv, M.**, see Liu, S., *TCAD Nov. 2020 3711-3723*
- Lyu, Y.**, see Charles, S., *TCAD Dec. 2020 4510-4523*

## M

- Ma, C.**, see Shen, Z., *TCAD Dec. 2020 4575-4586*
- Ma, D.**, see Jiao, X., *TCAD Dec. 2020 5032-5041*
- Ma, R.**, Wu, F., Lu, Z., Zhong, W., Wu, Q., Wan, J., and Xie, C., BlockHammer: Improving Flash Reliability by Exploiting Process Variation Aware Proactive Failure Prediction; *TCAD Dec. 2020 4563-4574*
- Ma, S.**, see Pal, D., *TCAD Feb. 2020 533-546*
- Ma, S.**, see Li, C., *TCAD Jan. 2020 75-87*
- Ma, X.**, see Li, G., *TCAD Nov. 2020 3614-3626*
- Ma, X.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Ma, Y.**, Cao, Y., Vrudhula, S., and Seo, J., Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators; *TCAD Feb. 2020 424-437*
- Ma, Y.**, Cao, Y., Vrudhula, S., and Seo, J., Performance Modeling for CNN Inference Accelerators on FPGA; *TCAD April 2020 843-856*
- Ma, Y.**, Lu, C., Sinopoli, B., and Zeng, S., Exploring Edge Computing for Multitier Industrial Control; *TCAD Nov. 2020 3506-3518*
- Ma, Y.**, see Coskun, A., *TCAD Dec. 2020 5183-5196*
- Ma, Y.**, Zhong, W., Hu, S., Gao, J., Kuang, J., Miao, J., and Yu, B., A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization; *TCAD Dec. 2020 5069-5082*
- Ma, Y.**, Zhou, J., Chantem, T., Dick, R.P., Wang, S., and Hu, X.S., Online Resource Management for Improving Reliability of Real-Time Systems on “Big-Little” Type MPSoCs; *TCAD Jan. 2020 88-100*
- Ma, Y.**, see Yang, H., *TCAD Oct. 2020 2822-2834*
- Ma, Y.**, see Geng, H., *TCAD Oct. 2020 2849-2859*
- Ma, Y.**, Zhou, J., Chantem, T., Dick, R.P., Wang, S., and Hu, X.S., Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms; *TCAD Oct. 2020 2218-2229*
- Machado, L.**, and Cortadella, J., Support-Reducing Decomposition for FPGA Mapping; *TCAD Jan. 2020 213-224*
- Machetti, S.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Maciei, E.**, see Tenace, V., *TCAD Feb. 2020 397-410*
- Maeda, R.K.V.**, see Yang, P., *TCAD March 2020 626-639*
- Mahajan, D.**, see Eslahi, H., *TCAD Oct. 2020 2000-2005*
- Mahale, G.**, Udupa, P., Chandrasekharan, K.K., and Lee, S., WinDConv: A Fused Datapath CNN Accelerator for Power-Efficient Edge Devices; *TCAD Nov. 2020 4278-4289*
- Majumdar, R.**, Mallik, K., Schmuck, A., and Zufferey, D., Assume-Guarantee Distributed Synthesis; *TCAD Nov. 2020 3215-3226*
- Majumder, S.**, Dalsgaard Nielsen, J.F., and Bak, T., Ærø: A Platform Architecture for Mixed-Criticality Airborne Systems; *TCAD Oct. 2020 2307-2318*
- Malik, S.**, see Nie, Q., *TCAD Sept. 2020 1875-1888*
- Mallik, K.**, see Majumdar, R., *TCAD Nov. 2020 3215-3226*
- Maltabashi, O.**, Kra, Y., and Teman, A., Physically Aware Affinity-Driven Multiplier Implementation; *TCAD Oct. 2020 2886-2897*
- Mamouras, K.**, and Wang, Z., Online Signal Monitoring With Bounded Lag; *TCAD Nov. 2020 3868-3880*
- Mandal, S.K.**, see Krishnakumar, A., *TCAD Nov. 2020 4064-4077*
- Mangiras, D.**, Stefanidis, A., Seitanidis, I., Nicopoulos, C., and Dimitrakopoulos, G., Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering; *TCAD Oct. 2020 2835-2848*
- Manivannan, A.**, see Durai, S., *TCAD Sept. 2020 1834-1840*
- Manohar, R.**, Exact Timing Analysis for Asynchronous Circuits With Multiple Periods; *TCAD Oct. 2020 3134-3138*
- Manoj, P.D.S.**, see Pagani, S., *TCAD Jan. 2020 101-116*
- Mao, B.**, see Wu, S., *TCAD Dec. 2020 4587-4600*

- Mao, R.**, see Wang, Y., *TCAD Dec. 2020 4611-4622*
- Marculescu, R.**, see Krishnakumar, A., *TCAD Nov. 2020 4064-4077*
- Marinella, M.J.**, see Yakopcic, C., *TCAD May 2020 1084-1095*
- Marongiu, A.**, see Tagliavini, G., *TCAD Jan. 2020 145-156*
- Marranghello, F.S.**, see Neutzling, A., *TCAD March 2020 747-751*
- Martinez, J.F.**, see Moolchandani, D., *TCAD Nov. 2020 4252-4265*
- Martins, M.G.A.**, Pagliarini, S.N., Isgenc, M.M., and Pileggi, L., From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration; *TCAD Feb. 2020 520-532*
- Martins, R.**, see Canelas, A., *TCAD Jan. 2020 1-13*
- Marty, T.**, see Derrien, S., *TCAD Nov. 2020 4229-4239*
- Marty, T.**, Yuki, T., and Derrien, S., Safe Overclocking for CNN Accelerators Through Algorithm-Level Error Detection; *TCAD Dec. 2020 4777-4790*
- Masin, M.**, see Nuzzo, P., *TCAD Oct. 2020 2109-2123*
- Masouros, D.**, see Samie, F., *TCAD March 2020 572-584*
- Mateis, C.**, see Bartocci, E., *TCAD Nov. 2020 3809-3820*
- Matos, J.M.**, see Neutzling, A., *TCAD March 2020 747-751*
- Maundy, B.J.**, Elwakil, A.S., and Belostotski, L., Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair; *TCAD June 2020 1258-1271*
- Maurine, P.**, see Viera, R.A.C., *TCAD June 2020 1231-1244*
- May, C.**, see Voigt, A., *TCAD Aug. 2020 1635-1648*
- Mayuga, G.**, Sato, Y., and Inoue, M., Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC; *TCAD Aug. 2020 1688-1698*
- Mazumdar, B.**, see Sengupta, A., *TCAD April 2020 766-778*
- Mbakoyiannis, D.**, see Tomoutzoglou, O., *TCAD May 2020 1017-1030*
- McAndrew, C.C.**, see Coram, G.J., *TCAD Oct. 2020 2812-2821*
- McDermott, M.W.**, see Sayal, A., *TCAD Dec. 2020 4760-4776*
- McLean, M.**, see Yakopcic, C., *TCAD May 2020 1084-1095*
- Membarth, R.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*
- Mendis, H.R.**, see Kang, C., *TCAD Nov. 2020 3479-3491*
- Meng, D.**, see Li, J., *TCAD Nov. 2020 3398-3407*
- Meng, D.**, see Li, J., *TCAD Nov. 2020 3165-3176*
- Meng, H.**, see Chen, G., *TCAD Nov. 2020 4179-4190*
- Merrett, G.V.**, see Basireddy, K.R., *TCAD Oct. 2020 2206-2217*
- Messerly, J.**, see Imani, M., *TCAD Oct. 2020 2422-2433*
- Meunier, Q.**, see Belleville, N., *TCAD Nov. 2020 3774-3786*
- Mewes, H.**, see Khan, A.A., *TCAD Nov. 2020 3968-3980*
- Mezzetti, E.**, see Vilardell, S., *TCAD Nov. 2020 3662-3673*
- Miao, J.**, see Ma, Y., *TCAD Dec. 2020 5069-5082*
- Miele, A.**, see Hosseini Monazzah, A.M., *TCAD Dec. 2020 4385-4398*
- Milewski, S.**, see Huang, Y., *TCAD Oct. 2020 2964-2975*
- Mir, S.**, see Bounceur, A., *TCAD May 2020 966-976*
- Miremadi, S.**, see Liden Eddeland, J., *TCAD Dec. 2020 5247-5260*
- Mirzaie, N.**, and Rohrer, R., A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits; *TCAD Dec. 2020 5025-5031*
- Mishchenko, A.**, see Haaswijk, W., *TCAD April 2020 871-884*
- Mishchenko, A.**, see Possani, V.N., *TCAD Oct. 2020 3081-3092*
- Mishra, P.**, see Charles, S., *TCAD Dec. 2020 4510-4523*
- Miskelly, J.**, and O'Neill, M., Fast DRAM PUFs on Commodity Devices; *TCAD Nov. 2020 3566-3576*
- Mitra, J.**, see Geng, H., *TCAD Oct. 2020 2849-2859*
- Mitra, T.**, see Wang, S., *TCAD Oct. 2020 2254-2267*
- Mo, Z.**, see Li, F., *TCAD Nov. 2020 3589-3600*
- Mohapatra, N.R.**, see Mohapatra, S., *TCAD Dec. 2020 4359-4374*
- Mohapatra, S.**, and Mohapatra, N.R., Gradient Error Compensation in SC-MDACs; *TCAD Dec. 2020 4359-4374*
- Mokhov, A.**, see Sokolov, D., *TCAD May 2020 952-965*
- Momke, T.**, see Stock, G., *TCAD Nov. 2020 3762-3773*
- Montagna, F.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Moolchandani, D.**, Kumar, A., Martinez, J.F., and Sarangi, S.R., VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors; *TCAD Nov. 2020 4252-4265*
- Moradi, Y.**, Ibrahim, M., Chakrabarty, K., and Schlichtmann, U., An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis; *TCAD Feb. 2020 359-372*
- Morozov, D.V.**, see Pilipko, M.M., *TCAD Dec. 2020 5309-5313*
- Mountain, D.J.**, see Yakopcic, C., *TCAD May 2020 1084-1095*
- Mu, D.**, see Zhang, L., *TCAD Oct. 2020 2124-2137*
- Mukherjee, N.**, see Liu, Y., *TCAD Aug. 2020 1699-1710*
- Muldrey, B.J.**, see Deyati, S., *TCAD Oct. 2020 2006-2019*
- Mutlu, O.**, and Kim, J.S., RowHammer: A Retrospective; *TCAD Aug. 2020 1555-1571*
- Mutyam, M.**, see Swamy Saranam Chongala, S.R., *TCAD Nov. 2020 3881-3892*
- Myeong, I.**, Kim, J., Ko, H., Song, I., Kim, Y., and Shin, H., A Simple and Accurate Modeling Method of Channel Thermal Noise Using BSIM4 Noise Models; *TCAD Dec. 2020 4351-4358*

## N

- Nabeel, M.**, see Sengupta, A., *TCAD Dec. 2020 4439-4452*
- Naganathan, N.**, see Rajmohan, S., *TCAD Oct. 2020 2602-2614*
- Nahiyani, A.**, see Wang, H., *TCAD Oct. 2020 2152-2165*
- Najvirt, R.**, see Fugger, M., *TCAD Oct. 2020 2784-2797*
- Narayan, A.**, see Coskun, A., *TCAD Dec. 2020 5183-5196*
- Narayanan, V.**, see Swamy Saranam Chongala, S.R., *TCAD Nov. 2020 3881-3892*
- Navabi, Z.**, see Ebrahimi, M., *TCAD Oct. 2020 2976-2989*
- Nazarian, S.**, see Cheng, M., *TCAD Oct. 2020 2925-2937*
- Nejatollahi, H.**, see Peroni, D., *TCAD Dec. 2020 4623-4634*
- Nelissen, G.**, see Ribot Gonzalez, Y., *TCAD Nov. 2020 3650-3661*
- Neutzling, A.**, Marranghello, F.S., Matos, J.M., Reis, A., and Ribas, R.P., maj-n Logic Synthesis for Emerging Technology; *TCAD March 2020 747-751*
- Ni, J.**, see Liu, W., *TCAD Oct. 2020 3118-3122*
- Ni, T.**, Yao, Y., Chang, H., Lu, L., Liang, H., Yan, A., Huang, Z., and Wen, X., LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults; *TCAD Oct. 2020 2938-2951*
- Ni, Z.**, see Liu, W., *TCAD Oct. 2020 3118-3122*
- Nickovic, D.**, see Bartocci, E., *TCAD Nov. 2020 3809-3820*
- Nicolaidis, M.**, see Papavramidou, P., *TCAD Feb. 2020 464-477*
- Nicopoulos, C.**, see Mangiras, D., *TCAD Oct. 2020 2835-2848*
- Nie, Q.**, and Malik, S., MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications; *TCAD Sept. 2020 1875-1888*
- Niemann, P.**, Zulehner, A., Drechsler, R., and Wille, R., Overcoming the Tradeoff Between Accuracy and Compactness in Decision Diagrams for Quantum Computation; *TCAD Dec. 2020 4657-4668*
- Niemier, M.**, see Imani, M., *TCAD Oct. 2020 2422-2433*
- Nirmala, I.**, see Jang, J., *TCAD Feb. 2020 308-320*
- Nixon, K.W.**, see Lan, Y., *TCAD Dec. 2020 4791-4804*
- Nowak, T.**, see Fugger, M., *TCAD Oct. 2020 2784-2797*
- Nunez-Yanez, J.L.**, see Hosseinabady, M., *TCAD June 2020 1272-1285*
- Nuzzo, P.**, Bajaj, N., Masin, M., Kirov, D., Passerone, R., and Sangiovanni-Vincentelli, A.L., Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures; *TCAD Oct. 2020 2109-2123*

## O

- O'Neill, M.**, see Miskelly, J., *TCAD Nov. 2020 3566-3576*
- O'Neill, M.**, see Liu, W., *TCAD Oct. 2020 3118-3122*
- Ochoa, J.S.**, see Bairamkulov, R., *TCAD Sept. 2020 1916-1924*
- Offenberger, S.**, see Pal, D., *TCAD Aug. 2020 1711-1724*
- Ogras, U.Y.**, see Krishnakumar, A., *TCAD Nov. 2020 4064-4077*
- Orailoglu, A.**, see Ozen, E., *TCAD Nov. 2020 3250-3262*
- Ou, C.**, Zhou, C., and Lam, S., A First Study of Compressive Sensing for Side-Channel Leakage Sampling; *TCAD Oct. 2020 2166-2177*
- Ou, D.**, see Zheng, S., *TCAD Nov. 2020 3408-3419*
- Ozen, E.**, and Orailoglu, A., Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection; *TCAD Nov. 2020 3250-3262*
- Ozev, S.**, see Demir, H.S., *TCAD Nov. 2020 3458-3466*

**Ozkan, M.A.**, Perard-Gayot, A., Membarth, R., Slusallek, P., Leisa, R., Hack, S., Teich, J., and Hannig, F., AnyHLS: High-Level Synthesis With Partial Evaluation; *TCAD Nov. 2020 3202-3214*

## P

**Pagani, S.**, Manoj, P.D.S., Jantsch, A., and Henkel, J., Machine Learning for Power, Energy, and Thermal Management on Multicore Processors: A Survey; *TCAD Jan. 2020 101-116*

**Pagliarini, S.N.**, see Martins, M.G.A., *TCAD Feb. 2020 520-532*

**Pajic, M.**, see Liang, T., *TCAD Nov. 2020 3531-3543*

**Pajouhi, Z.**, Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires; *TCAD Sept. 2020 1866-1874*

**Pal, D.**, Ma, S., and Vasudevan, S., Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing; *TCAD Feb. 2020 533-546*

**Pal, D.**, Offenberger, S., and Vasudevan, S., Assertion Ranking Using RTL Source Code Analysis; *TCAD Aug. 2020 1711-1724*

**Palena, M.**, see Cabodi, G., *TCAD July 2020 1524-1531*

**Pan, D.Z.**, see Chen, Y., *TCAD July 2020 1511-1523*

**Pan, D.Z.**, see Zhang, G.L., *TCAD Dec. 2020 4482-4495*

**Pan, D.Z.**, see Lin, Y., *TCAD Dec. 2020 5083-5096*

**Pan, P.-C.**, see Patyal, A., *TCAD Dec. 2020 5056-5068*

**Pan, R.**, see Peach, G., *TCAD Nov. 2020 3492-3505*

**Panda, P.R.**, see Jindal, N., *TCAD April 2020 922-935*

**Pantho, J.H.**, and Bobda, C., MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC; *TCAD Nov. 2020 3799-3808*

**Papavramidou, P.**, and Nicolaidis, M., Iterative Diagnosis Approach for ECC-Based Memory Repair; *TCAD Feb. 2020 464-477*

**Parameswaran, S.**, see Gnanasambandapillai, V., *TCAD Nov. 2020 3577-3588*

**Park, D.**, Lee, D., Kang, I., Holtz, C., Gao, S., Lin, B., and Cheng, C., Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules; *TCAD Dec. 2020 5097-5110*

**Park, J.**, Yi, W., Ahn, D., Kung, J., and Kim, J., Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators; *TCAD Sept. 2020 1889-1901*

**Park, J.**, see Lee, Y., *TCAD Nov. 2020 3239-3249*

**Park, Y.M.**, see You, T., *TCAD Oct. 2020 2898-2910*

**Parmer, G.**, see Peach, G., *TCAD Nov. 2020 3492-3505*

**Partin-Vaisband, I.**, see Utyamishev, D., *TCAD Jan. 2020 45-55*

**Pasini, P.**, see Cabodi, G., *TCAD July 2020 1524-1531*

**Pasricha, S.**, see Kukkala, V.K., *TCAD Nov. 2020 3698-3710*

**Passerone, R.**, see Nuzzo, P., *TCAD Oct. 2020 2109-2123*

**Passos, F.**, Chanca, M., Roca, E., Castro-Lopez, R., and Fernandez, F.V., Synthesis of mm-Wave Wideband Receivers in 28-nm CMOS Technology for Automotive Radar Applications; *TCAD Dec. 2020 4375-4384*

**Passos, F.**, Roca, E., Sieiro, J., Fiorelli, R., Castro-Lopez, R., Lopez-Villegas, J.M., and Fernandez, F.V., A Multilevel Bottom-Up Optimization Methodology for the Automated Synthesis of RF Systems; *TCAD March 2020 560-571*

**Pathania, A.**, see Wang, S., *TCAD Oct. 2020 2254-2267*

**Patil, M.B.**, see Roymohapatra, S., *TCAD May 2020 1073-1083*

**Patnaik, S.**, Rangarajan, N., Knechtel, J., Sinanoglu, O., and Rakheja, S., Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime; *TCAD Aug. 2020 1591-1606*

**Patnaik, S.**, Ashraf, M., Sinanoglu, O., and Knechtel, J., Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging; *TCAD Dec. 2020 4466-4481*

**Patoohy, A.**, see Taheri, E., *TCAD July 2020 1358-1371*

**Patyal, A.**, Pan, P.-C., Asha, K.A., Chen, H.-M., Chen, W.-Z., Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP; *TCAD Dec. 2020 5056-5068*

**Paul, S.**, see Rust, J., *TCAD Dec. 2020 4842-4853*

**Pavlogiannis, A.**, Schaumberger, N., Schmid, U., and Chatterjee, K., Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling; *TCAD Nov. 2020 3981-3992*

**Peach, G.**, Pan, R., Wu, Z., Parmer, G., Haster, C., and Cherkasova, L., *eWASM: Practical Software Fault Isolation for Reliable Embedded Devices*; *TCAD Nov. 2020 3492-3505*

**Peddersen, J.**, see Gnanasambandapillai, V., *TCAD Nov. 2020 3577-3588*

**Pedram, M.**, see Akbari, O., *TCAD Oct. 2020 2558-2571*

**Pei, J.**, see Deng, L., *TCAD Jan. 2020 117-130*

**Peled, N.**, see Ben-Hur, R., *TCAD Oct. 2020 2434-2447*

**Pellizzoni, R.**, see Aghilinasab, H., *TCAD Nov. 2020 3348-3360*

**Pelosi, G.**, see Agosta, G., *TCAD Aug. 2020 1550-1554*

**Pelosi, G.**, see Barengi, A., *TCAD Sept. 2020 1778-1791*

**Peng, C.**, see Liu, Y., *TCAD Oct. 2020 2067-2080*

**Peng, F.**, Yu, H., Tao, J., Su, Y., Zhou, D., Zeng, X., and Li, X., Efficient Statistical Analysis for Correlated Rare Failure Events via Asymptotic Probability Approximation; *TCAD Dec. 2020 4971-4984*

**Peng, X.**, see Yu, Y., *TCAD Feb. 2020 506-519*

**Peng, Z.**, see Zhang, Y., *TCAD March 2020 714-727*

**Peon-Quiros, M.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*

**Perard-Gayot, A.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*

**Peroni, D.**, Imani, M., and Rosing, T.S., Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier; *TCAD Feb. 2020 346-358*

**Peroni, D.**, Imani, M., Nejatollahi, H., Dutt, N., and Rosing, T., Data Reuse for Accelerated Approximate Warps; *TCAD Dec. 2020 4623-4634*

**Pfeifer, N.**, see Andrade, G.A.G., *TCAD Dec. 2020 5295-5303*

**Piccinini, G.**, see Ardesi, Y., *TCAD Oct. 2020 2749-2760*

**Pileggi, L.**, see Martins, M.G.A., *TCAD Feb. 2020 520-532*

**Pilipko, M.M.**, and Morozov, D.V., An Algorithm for the Search of a Low Capacitor Count DAC Switching Scheme for SAR ADCs; *TCAD Dec. 2020 5309-5313*

**Pineda de Gyvez, J.**, see Fatemi, H., *TCAD Oct. 2020 2860-2871*

**Pini, C.**, see Voigt, A., *TCAD Aug. 2020 1635-1648*

**Pirron, M.**, Zufferey, D., and Stanley-Marbell, P., Automated Controller and Sensor Configuration Synthesis Using Dimensional Analysis; *TCAD Nov. 2020 3227-3238*

**Pittino, F.**, Diversi, R., Benini, L., and Bartolini, A., Robust Identification of Thermal Models for In-Production High-Performance-Computing Clusters With Machine Learning-Based Data Selection; *TCAD Oct. 2020 2042-2054*

**Pomeranz, I.**, Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults; *TCAD April 2020 936-945*

**Pomeranz, I.**, Broadside Tests for Transition and Stuck-At Faults; *TCAD Aug. 2020 1739-1743*

**Pomeranz, I.**, Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests; *TCAD Dec. 2020 5238-5246*

**Pomeranz, I.**, and Venkataraman, S., LFSR-Based Test Generation for Reduced Fail Data Volume; *TCAD Dec. 2020 5261-5266*

**Pomeranz, I.**, Multicycle Broadside and Skewed-Load Tests for Test Compaction; *TCAD Jan. 2020 262-266*

**Pomeranz, I.**, Reverse Low-Power Broadside Tests; *TCAD March 2020 742-746*

**Pomeranz, I.**, Functional Broadside Tests Under Broadcast Scan; *TCAD Oct. 2020 3139-3143*

**Pomeranz, I.**, New Targets for Diagnostic Test Generation; *TCAD Oct. 2020 3035-3043*

**Pomeranz, I.**, Globally Functional Transparent-Scan Sequences; *TCAD Oct. 2020 3012-3022*

**Poncino, M.**, see Tenace, V., *TCAD Feb. 2020 397-410*

**Popovich, M.**, see Bairamkulov, R., *TCAD Sept. 2020 1916-1924*

**Porte, J.**, see Gebreyohannes, F.T., *TCAD Dec. 2020 4311-4324*

**Portolan, M.**, Automated Testing Flow: The Present and the Future; *TCAD Oct. 2020 2952-2963*

**Possamai Bastos, R.**, see Viera, R.A.C., *TCAD June 2020 1231-1244*

**Possani, V.N.**, Mishchenko, A., Ribas, R.P., and Reis, A.I., Parallel Combinational Equivalence Checking; *TCAD Oct. 2020 3081-3092*

**Potomkin, K.**, see Bogomolov, S., *TCAD Nov. 2020 4018-4029*

**Poulos, Z.**, see Veira, N., *TCAD Dec. 2020 5267-5280*

**Povoa, R.**, see Canelas, A., *TCAD Jan. 2020 1-13*

**Pozzi, L.**, see Ferretti, L., *TCAD Nov. 2020 3736-3747*

- Prajapati, N.**, Rajopadhye, S., Djidjev, H., Santhi, N., Grosser, T., and Andonov, R., Optimization Approach to Accelerator Codesign; *TCAD June 2020 1300-1313*
- Prodromou, A.**, see Zhou, M., *TCAD Oct. 2020 1973-1986*
- Prouff, E.**, see Guo, Z., *TCAD Jan. 2020 34-44*
- Pui, C.**, see Tu, P., *TCAD June 2020 1245-1257*
- Pui, C.**, see Chen, G., *TCAD Sept. 2020 1902-1915*
- Putra, R.V.W.**, and Shafique, M., FSPiNN: An Optimization Framework for Memory-Efficient and Energy-Efficient Spiking Neural Networks; *TCAD Nov. 2020 3601-3613*

## Q

- Qian, C.**, see Yu, Q., *TCAD Oct. 2020 2461-2474*
- Qian, D.**, see Zhou, M., *TCAD Oct. 2020 1973-1986*
- Qian, J.**, Ding, H., Xiao, H., Zhou, Z., Zhao, L., and Zhai, Z., Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays; *TCAD Jan. 2020 267-271*
- Qian, W.**, see Wu, Y., *TCAD July 2020 1470-1483*
- Qian, W.**, see Su, S., *TCAD March 2020 654-669*
- Qian, Y.**, see Liu, R., *TCAD July 2020 1532-1545*
- Qin, B.**, see Han, X., *TCAD Dec. 2020 4816-4827*
- Qin, M.**, see Wen, F., *TCAD Nov. 2020 3627-3637*
- Qin, X.**, see Bartocci, E., *TCAD Nov. 2020 3809-3820*
- Qiu, J.**, see Xing, Y., *TCAD Oct. 2020 2668-2681*
- Qu, C.**, see Luo, T., *TCAD Feb. 2020 438-450*
- Qu, G.**, see Gao, M., *TCAD Feb. 2020 335-345*
- Qu, G.**, see Cui, A., *TCAD Dec. 2020 4524-4536*

## R

- Rabaey, J.M.**, see Imani, M., *TCAD Oct. 2020 2268-2278*
- Rabcan, J.**, see Levashenko, V., *TCAD Dec. 2020 4854-4866*
- Radhakrishnan, G.**, Yoon, Y., and Sachdev, M., Monitoring Aging Defects in STT-MRAMs; *TCAD Dec. 2020 4645-4656*
- Rafferty, C.**, see Liu, W., *TCAD Oct. 2020 3118-3122*
- Ragel, R.**, see Gnanasambandapillai, V., *TCAD Nov. 2020 3577-3588*
- Raghunathan, A.**, see Krithivasan, S., *TCAD Nov. 2020 4129-4141*
- Raghunathan, A.**, see Venkataramani, S., *TCAD Oct. 2020 2503-2515*
- Rahardja, S.**, see Han, X., *TCAD Dec. 2020 4816-4827*
- Rahmani, A.M.**, see Hosseini Monazzah, A.M., *TCAD Dec. 2020 4385-4398*
- Raj, S.**, see Durai, S., *TCAD Sept. 2020 1834-1840*
- Rajamani, K.**, see Sethuraman, S., *TCAD Dec. 2020 4635-4644*
- Rajendran, J.**, see Chakraborty, A., *TCAD Oct. 2020 1952-1972*
- Rajendran, J.**, see Yang, C., *TCAD Oct. 2020 2192-2205*
- Raji, M.**, see Rohanipoor, M.R., *TCAD May 2020 1059-1072*
- Rajmohan, S.**, Ramasubramanian, N., and Naganathan, N., Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities; *TCAD Oct. 2020 2602-2614*
- Rajopadhye, S.**, see Prajapati, N., *TCAD June 2020 1300-1313*
- Rajski, J.**, see Liu, Y., *TCAD Aug. 2020 1699-1710*
- Rajski, J.**, see Huang, Y., *TCAD Oct. 2020 2964-2975*
- Rakai, L.**, see Tabrizi, A.F., *TCAD June 2020 1177-1190*
- Rakheja, S.**, see Patnaik, S., *TCAD Aug. 2020 1591-1606*
- Ramakrishna, S.**, see Imani, M., *TCAD Oct. 2020 2268-2278*
- Ramasubramanian, N.**, see Rajmohan, S., *TCAD Oct. 2020 2602-2614*
- Ramezani, Z.**, see Liden Eddeland, J., *TCAD Dec. 2020 5247-5260*
- Rangarajan, N.**, see Patnaik, S., *TCAD Aug. 2020 1591-1606*
- Ranjan, A.**, see Vista, J., *TCAD Oct. 2020 2020-2028*
- Rapp, M.**, see Sagi, M., *TCAD Nov. 2020 3152-3164*
- Rapp, M.**, see Salamin, S., *TCAD Nov. 2020 3361-3372*
- Rasmussen, J.H.**, see Smy, T., *TCAD Dec. 2020 4338-4350*
- Ravi, S.S.**, see Joshi, P., *TCAD May 2020 1109-1122*
- Ravipati, D.P.**, see Jindal, N., *TCAD April 2020 922-935*
- Rebeiro, C.**, see Roy, I., *TCAD April 2020 752-765*
- Reda, S.**, see Kaplan, F., *TCAD April 2020 895-908*
- Reddi, V.J.**, see Zou, A., *TCAD Dec. 2020 5142-5155*

- Reddy, A.L.N.**, see Wen, F., *TCAD Nov. 2020 3627-3637*
- Reddy, S.M.**, see Kung, Y., *TCAD June 2020 1340-1345*
- Reddy, S.M.**, see Liu, Y., *TCAD Aug. 2020 1699-1710*
- Reghenzani, F.**, see Bhuiyan, A., *TCAD Nov. 2020 3906-3917*
- Reimann, T.**, see Sharma, A., *TCAD July 2020 1456-1469*
- Reis, A.**, see Neutzling, A., *TCAD March 2020 747-751*
- Reis, A.I.**, see Possani, V.N., *TCAD Oct. 2020 3081-3092*
- Reis, D.**, see Gao, D., *TCAD Dec. 2020 5011-5024*
- Ren, H.**, see Lin, Y., *TCAD Dec. 2020 5083-5096*
- Ren, J.**, see Yu, L., *TCAD Oct. 2020 3000-3011*
- Ren, L.**, see Stefanov, E., *TCAD Aug. 2020 1572-1576*
- Ren, X.**, see Bu, L., *TCAD Oct. 2020 2081-2094*
- Rengarajan, K.S.**, see Roymohapatra, S., *TCAD May 2020 1073-1083*
- Rezazadeh, A.A.**, see Alim, M.A., *TCAD March 2020 552-559*
- Rezine, A.**, see Zhang, Y., *TCAD March 2020 714-727*
- Ribas, R.P.**, see Neutzling, A., *TCAD March 2020 747-751*
- Ribas, R.P.**, see Possani, V.N., *TCAD Oct. 2020 3081-3092*
- Ribot Gonzalez, Y.**, and Nelissen, G., HopliteRT\*: Real-Time NoC for FPGA; *TCAD Nov. 2020 3650-3661*
- Richter, A.**, see Voigt, A., *TCAD Aug. 2020 1635-1648*
- Roca, E.**, see Passos, F., *TCAD Dec. 2020 4375-4384*
- Roca, E.**, see Passos, F., *TCAD March 2020 560-571*
- Rohanipoor, M.R.**, Ghavami, B., and Raji, M., Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach; *TCAD May 2020 1059-1072*
- Rohrer, R.**, see Mirzaie, N., *TCAD Dec. 2020 5025-5031*
- Rokicki, S.**, see Derrien, S., *TCAD Nov. 2020 4229-4239*
- Ronen, R.**, see Ben-Hur, R., *TCAD Oct. 2020 2434-2447*
- Rosing, T.**, see Peroni, D., *TCAD Dec. 2020 4623-4634*
- Rosing, T.**, see Imani, M., *TCAD Oct. 2020 2422-2433*
- Rosing, T.**, see Imani, M., *TCAD Oct. 2020 2268-2278*
- Rosing, T.S.**, see Peroni, D., *TCAD Feb. 2020 346-358*
- Rosing, T.S.**, see Yu, X., *TCAD Nov. 2020 3918-3930*
- Rossi, D.**, see De Giovanni, E., *TCAD Nov. 2020 3821-3832*
- Roy, I.**, Rebeiro, C., Hazra, A., and Bhunia, S., SAFARI: Automatic Synthesis of Fault-Attack Resistant Block Cipher Implementations; *TCAD April 2020 752-765*
- Roy, K.**, see Ankit, A., *TCAD Oct. 2020 2361-2374*
- Roy, K.**, see Venkataramani, S., *TCAD Oct. 2020 2503-2515*
- Roy, S.**, see Shao, L., *TCAD Oct. 2020 2708-2721*
- Roymohapatra, S.**, Gore, G.R., Yadav, A., Patil, M.B., Rengarajan, K.S., Iyer, S.S., and Baghini, M.S., A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping; *TCAD May 2020 1073-1083*
- Ruchkin, I.**, Sokolsky, O., Weimer, J., Hedaoo, T., and Lee, I., Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors; *TCAD Nov. 2020 3288-3299*
- Rusnak, P.**, see Levashenko, V., *TCAD Dec. 2020 4854-4866*
- Rust, J.**, Barthel, M., Seidel, P., and Paul, S., A Hardware Generator for SORN Arithmetic; *TCAD Dec. 2020 4842-4853*
- Ryu, J.**, see Lee, Y., *TCAD Nov. 2020 3239-3249*

## S

- Sabne, A.**, see Venkataramani, S., *TCAD Oct. 2020 2503-2515*
- Sachdev, M.**, see Radhakrishnan, G., *TCAD Dec. 2020 4645-4656*
- Sadiqbacha, S.**, Sun, Z., and Tan, S.X., Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs; *TCAD April 2020 885-894*
- Safari, S.**, see Ansari, M., *TCAD April 2020 779-788*
- Safari, S.**, Hessabi, S., and Ershadi, G., LESS-MICS: A Low Energy Stand-by-Sparing Scheme for Mixed-Criticality Systems; *TCAD Dec. 2020 4601-4610*
- Sagi, M.**, Doan, N.A.V., Rapp, M., Wild, T., Henkel, J., and Herkersdorf, A., A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power; *TCAD Nov. 2020 3152-3164*
- Saha, I.**, see Singh, N.K., *TCAD Nov. 2020 4142-4153*
- Said, M.**, see Kaplan, F., *TCAD April 2020 895-908*
- Salamat, S.**, see Imani, M., *TCAD Oct. 2020 2268-2278*

- Salamin, S.**, *see* Amrouch, H., *TCAD Nov. 2020 3842-3855*
- Salamin, S.**, Rapp, M., Henkel, J., Gerstlauer, A., and Amrouch, H., Dynamic Power and Energy Management for NCFET-Based Processors; *TCAD Nov. 2020 3361-3372*
- Salter, T.**, *see* Yakopcic, C., *TCAD May 2020 1084-1095*
- Samie, F.**, Tsoutsouras, V., Masouras, D., Bauer, L., Soudris, D., and Henkel, J., Fast Operation Mode Selection for Highly Efficient IoT Edge Devices; *TCAD March 2020 572-584*
- Samie, M.**, *see* Soomro, I.A., *TCAD Dec. 2020 5225-5237*
- Samii, S.**, *see* Joshi, P., *TCAD May 2020 1109-1122*
- Sampson, J.**, *see* Swamy Saranam Chongala, S.R., *TCAD Nov. 2020 3881-3892*
- Sangiovanni-Vincentelli, A.L.**, *see* Nuzzo, P., *TCAD Oct. 2020 2109-2123*
- Santalla, R.**, *see* Vilardell, S., *TCAD Nov. 2020 3662-3673*
- Santhi, N.**, *see* Prajapati, N., *TCAD June 2020 1300-1313*
- Sarangi, S.R.**, *see* Jindal, N., *TCAD April 2020 922-935*
- Sarangi, S.R.**, *see* Moolchandani, D., *TCAD Nov. 2020 4252-4265*
- Sarkar, S.**, *see* Kristien, M., *TCAD Nov. 2020 3544-3554*
- Sartor, A.L.**, *see* Krishnakumar, A., *TCAD Nov. 2020 4064-4077*
- Sato, Y.**, *see* Mayuga, G., *TCAD Aug. 2020 1688-1698*
- Savidis, I.**, *see* Juretus, K., *TCAD Aug. 2020 1607-1620*
- Sayal, A.**, Ajay, P., McDermott, M.W., Sreenivasan, S.V., and Kulkarni, J.P., M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs; *TCAD Dec. 2020 4760-4776*
- Schafer, B.C.**, *see* Liu, S., *TCAD Oct. 2020 2615-2627*
- Schafer, B.C.**, and Wang, Z., High-Level Synthesis Design Space Exploration: Past, Present, and Future; *TCAD Oct. 2020 2628-2639*
- Schaumberger, N.**, *see* Pavlogiannis, A., *TCAD Nov. 2020 3981-3992*
- Schilling, C.**, *see* Bogomolov, S., *TCAD Nov. 2020 4018-4029*
- Schirner, G.**, *see* Zhang, J., *TCAD Dec. 2020 5156-5169*
- Schlichtmann, U.**, *see* Moradi, Y., *TCAD Feb. 2020 359-372*
- Schlichtmann, U.**, *see* Truppel, A., *TCAD Dec. 2020 5197-5210*
- Schlichtmann, U.**, *see* Zhang, G.L., *TCAD Dec. 2020 4482-4495*
- Schlichtmann, U.**, *see* Wang, Q., *TCAD March 2020 613-625*
- Schlichtmann, U.**, *see* Liu, C., *TCAD Oct. 2020 2530-2543*
- Schlichtmann, U.**, *see* Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Schmid, U.**, *see* Pavlogiannis, A., *TCAD Nov. 2020 3981-3992*
- Schmid, U.**, *see* Fugger, M., *TCAD Oct. 2020 2784-2797*
- Schmuck, A.**, *see* Majumdar, R., *TCAD Nov. 2020 3215-3226*
- Schreiter, J.**, *see* Voigt, A., *TCAD Aug. 2020 1635-1648*
- Seghaier, I.**, Zaki, M.H., and Tahar, S., Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation; *TCAD Feb. 2020 294-307*
- Seidel, P.**, *see* Rust, J., *TCAD Dec. 2020 4842-4853*
- Seitanidis, I.**, *see* Mangiras, D., *TCAD Oct. 2020 2835-2848*
- Sen, S.**, *see* Krithivasan, S., *TCAD Nov. 2020 4129-4141*
- Sengupta, A.**, Mazumdar, B., Yasin, M., and Sinanoglu, O., Logic Locking With Provable Security Against Power Analysis Attacks; *TCAD April 2020 766-778*
- Sengupta, A.**, Nabeel, M., Limaye, N., Ashraf, M., and Sinanoglu, O., Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective; *TCAD Dec. 2020 4439-4452*
- Sengupta, A.**, *see* Ankit, A., *TCAD Oct. 2020 2361-2374*
- Sengupta, I.**, *see* Kole, A., *TCAD Oct. 2020 2375-2383*
- Seo, B.**, Kim, H., and Kim, S., Freezing: Eliminating Unnecessary Drawing Computation for Low Power; *TCAD Jan. 2020 56-61*
- Seo, J.**, *see* Ma, Y., *TCAD Feb. 2020 424-437*
- Seo, J.**, *see* Ma, Y., *TCAD April 2020 843-856*
- Seo, M.**, *see* Zargari, A.H.A., *TCAD Nov. 2020 3833-3841*
- Serra, I.**, *see* Vilardell, S., *TCAD Nov. 2020 3662-3673*
- Sethuraman, S.**, Tavva, V.K., Rajamani, K., Subramanian, C.K., Kim, K., Hunter, H.C., and Srinivas, M.B., Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem; *TCAD Dec. 2020 4635-4644*
- Sha, E.H.**, *see* Jiang, W., *TCAD Dec. 2020 4805-4815*
- Sha, Z.**, *see* Li, J., *TCAD Nov. 2020 3956-3967*
- Shabani, A.**, and Alizadeh, B., PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability; *TCAD Jan. 2020 25-33*
- Shafique, M.**, *see* Bukhari, S.A.A., *TCAD Aug. 2020 1725-1738*
- Shafique, M.**, *see* Putra, R.V.W., *TCAD Nov. 2020 3601-3613*
- Shafique, M.**, *see* Ahmad, H., *TCAD Nov. 2020 4191-4204*
- Shafique, M.**, *see* Khalid, F., *TCAD Nov. 2020 3748-3761*
- Shafique, M.**, *see* Akbari, O., *TCAD Oct. 2020 2558-2571*
- Shalaby, A.**, *see* El-Ashry, S., *TCAD May 2020 1137-1150*
- Shan, H.**, *see* Arias, O., *TCAD Nov. 2020 4078-4089*
- Shan, Y.**, *see* Xing, Y., *TCAD Oct. 2020 2668-2681*
- Shao, L.**, Li, W., Ho, T., Roy, S., and Yao, H., Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips; *TCAD Oct. 2020 2708-2721*
- Shao, Z.**, *see* Zhang, Z., *TCAD Sept. 2020 1792-1805*
- Shao, Z.**, *see* Shen, Z., *TCAD Dec. 2020 4575-4586*
- Sharma, A.**, Chinnery, D., Reimann, T., Bhardwaj, S., and Chu, C., Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations; *TCAD July 2020 1456-1469*
- Shayan, M.**, Liang, T., Bhattacharjee, S., Chakrabarty, K., and Karri, R., Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips; *TCAD Dec. 2020 4908-4920*
- Shen, J.**, Huang, Y., Wen, M., and Zhang, C., Toward an Efficient Deep Pipeline Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA; *TCAD July 2020 1442-1455*
- Shen, M.**, Zhang, W., Luo, G., and Xiao, N., Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs; *TCAD Feb. 2020 411-423*
- Shen, M.**, Chen, H., and Xiao, N., Entropy-Directed Scheduling for FPGA High-Level Synthesis; *TCAD Oct. 2020 2588-2601*
- Shen, Z.**, *see* Zhang, Z., *TCAD Sept. 2020 1792-1805*
- Shen, Z.**, Han, L., Chen, R., Ma, C., Jia, Z., and Shao, Z., An Efficient Directory Entry Lookup Cache With Prefix-Awareness for Mobile Devices; *TCAD Dec. 2020 4575-4586*
- Shi, E.**, *see* Stefanov, E., *TCAD Aug. 2020 1572-1576*
- Shi, G.**, *see* Li, J., *TCAD Nov. 2020 3398-3407*
- Shi, G.**, *see* Li, J., *TCAD Nov. 2020 3165-3176*
- Shi, J.**, Lu, Y., and Zhang, J., Approximation Attacks on Strong PUFs; *TCAD Oct. 2020 2138-2151*
- Shi, L.**, *see* Li, C., *TCAD Nov. 2020 4102-4114*
- Shi, L.**, *see* Shi, X., *TCAD Dec. 2020 4999-5010*
- Shi, L.**, *see* Gao, C., *TCAD Oct. 2020 2230-2239*
- Shi, Q.**, *see* Wang, H., *TCAD Oct. 2020 2152-2165*
- Shi, R.**, *see* Sun, J., *TCAD Nov. 2020 3385-3397*
- Shi, X.**, Yan, H., Wang, J., Zhang, J., Shi, L., and He, L., An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis; *TCAD Dec. 2020 4999-5010*
- Shi, Y.**, *see* Tida, U.R., *TCAD Feb. 2020 281-293*
- Shi, Y.**, *see* Wu, Y., *TCAD Nov. 2020 3445-3457*
- Shi, Y.**, *see* Jiang, W., *TCAD Nov. 2020 4154-4165*
- Shi, Y.**, *see* Jiang, W., *TCAD Dec. 2020 4805-4815*
- Shi, Y.**, *see* Liu, J., *TCAD Dec. 2020 4748-4759*
- Shi, Z.**, *see* Zhuo, C., *TCAD July 2020 1498-1510*
- Shi, Z.**, *see* Deng, J., *TCAD Oct. 2020 3123-3127*
- Shifflett, K.**, *see* Fettes, Q., *TCAD Nov. 2020 3638-3649*
- Shih, W.**, *see* Chen, S., *TCAD Feb. 2020 373-386*
- Shih, W.**, *see* Ganfure, G.O., *TCAD Nov. 2020 3311-3322*
- Shih, W.**, *see* Hsieh, Y., *TCAD Nov. 2020 4115-4128*
- Shih, W.**, *see* Liang, Y., *TCAD Dec. 2020 4549-4562*
- Shin, H.**, *see* Myeong, I., *TCAD Dec. 2020 4351-4358*
- Shin, K.**, *see* Wang, Q., *TCAD March 2020 613-625*
- Shrivastava, A.**, *see* Balasubramanian, M., *TCAD Nov. 2020 3300-3310*
- Shukla, S.K.**, *see* Joshi, P., *TCAD May 2020 1109-1122*
- Sieiro, J.**, *see* Passos, F., *TCAD March 2020 560-571*
- Sigl, G.**, *see* Zhang, G.L., *TCAD Dec. 2020 4482-4495*
- Silvanus, J.**, *see* Van Cleeff, P., *TCAD Oct. 2020 2872-2885*
- Sinanoglu, O.**, *see* Sengupta, A., *TCAD April 2020 766-778*
- Sinanoglu, O.**, *see* Patnaik, S., *TCAD Aug. 2020 1591-1606*
- Sinanoglu, O.**, *see* Sengupta, A., *TCAD Dec. 2020 4439-4452*
- Sinanoglu, O.**, *see* Patnaik, S., *TCAD Dec. 2020 4466-4481*
- Sinanoglu, O.**, *see* Chakraborty, A., *TCAD Oct. 2020 1952-1972*

- Singh, A.K.**, see Wang, J., *TCAD Nov. 2020 3276-3287*
- Singh, A.K.**, see Zhu, Z., *TCAD March 2020 686-699*
- Singh, A.K.**, see Basireddy, K.R., *TCAD Oct. 2020 2206-2217*
- Singh, N.K.**, and Saha, I., Specification-Guided Automated Debugging of CPS Models; *TCAD Nov. 2020 4142-4153*
- Singh, V.**, see Kumar, B., *TCAD Jan. 2020 248-261*
- Sinha, S.**, see Zhao, J., *TCAD July 2020 1428-1441*
- Sinopoli, B.**, see Ma, Y., *TCAD Nov. 2020 3506-3518*
- Siracusa, M.**, and Ferrandi, F., Tensor Optimization for High-Level Synthesis Design Flows; *TCAD Nov. 2020 4217-4228*
- Slusallek, P.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*
- Smallbone, N.**, see Liden Eddeland, J., *TCAD Dec. 2020 5247-5260*
- Smy, T.**, and Rasmussen, J.H., Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator; *TCAD Dec. 2020 4338-4350*
- Soeken, M.**, see Haaswijk, W., *TCAD April 2020 871-884*
- Soeken, M.**, see Chu, Z., *TCAD Aug. 2020 1621-1634*
- Sokolov, D.**, Khomenko, V., Mokhov, A., Dubikhin, V., Lloyd, D., and Yakovlev, A., Automating the Design of Asynchronous Logic Control for AMS Electronics; *TCAD May 2020 952-965*
- Sokolosky, O.**, see Ruchkin, I., *TCAD Nov. 2020 3288-3299*
- Soltan, A.**, see Al-Daloo, M., *TCAD Oct. 2020 2722-2734*
- Song, I.**, see Myeong, I., *TCAD Dec. 2020 4351-4358*
- Song, X.**, see Li, Z., *TCAD July 2020 1386-1399*
- Song, X.**, see Li, Z., *TCAD Jan. 2020 185-198*
- Soomro, I.A.**, Samie, M., and Jennions, I.K., Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports; *TCAD Dec. 2020 5225-5237*
- Soudris, D.**, see Samie, F., *TCAD March 2020 572-584*
- Spink, T.**, see Kristien, M., *TCAD Nov. 2020 3544-3554*
- Sreenivasan, S.V.**, see Sayal, A., *TCAD Dec. 2020 4760-4776*
- Srikantaiah, S.**, see Jung, M., *TCAD Aug. 2020 1674-1687*
- Srinivas, M.B.**, see Sethuraman, S., *TCAD Dec. 2020 4635-4644*
- Srinivas, V.**, see Bairamkulov, R., *TCAD Sept. 2020 1916-1924*
- Srinivas, V.**, see Coskun, A., *TCAD Dec. 2020 5183-5196*
- Srivastava, A.**, see Chakraborty, A., *TCAD Oct. 2020 1952-1972*
- Stanley-Marbell, P.**, see Pirron, M., *TCAD Nov. 2020 3227-3238*
- Stark, I.**, see Kristien, M., *TCAD Nov. 2020 3544-3554*
- Stefanidis, A.**, see Mangiras, D., *TCAD Oct. 2020 2835-2848*
- Stefanov, E.**, Van Dijk, M., Shi, E., Fletcher, C., Ren, L., Yu, X., and Devadas, S., A Retrospective on Path ORAM; *TCAD Aug. 2020 1572-1576*
- Stock, G.**, Fraire, J.A., Momke, T., Hermanns, H., Babayev, F., and Cruz, E., Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust; *TCAD Nov. 2020 3762-3773*
- Stoffel, D.**, see Ludwig, T., *TCAD Oct. 2020 3093-3106*
- Stoppe, J.**, see Goli, M., *TCAD Feb. 2020 492-505*
- Su, S.**, Zou, C., Kong, W., Han, J., and Qian, W., A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis; *TCAD March 2020 654-669*
- Su, T.**, see Ciesielski, M., *TCAD June 2020 1346-1357*
- Su, Y.**, see Chen, Y., *TCAD July 2020 1511-1523*
- Su, Y.**, see Peng, F., *TCAD Dec. 2020 4971-4984*
- Su, Y.**, Wang, S., Wu, W., and Lin, M.P., Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction; *TCAD March 2020 675-685*
- Su, Y.**, see Gao, Z., *TCAD Oct. 2020 2029-2041*
- Subramanian, C.K.**, see Sethuraman, S., *TCAD Dec. 2020 4635-4644*
- Sui, L.**, see Xing, Y., *TCAD Oct. 2020 2668-2681*
- Sullivan, D.**, see Arias, O., *TCAD Nov. 2020 4078-4089*
- Sun, G.**, see Zhu, J., *TCAD Oct. 2020 2279-2292*
- Sun, J.**, Shi, R., Wang, K., Guan, N., and Guo, Z., Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems; *TCAD Nov. 2020 3385-3397*
- Sun, J.**, see Gao, J., *TCAD Nov. 2020 3420-3432*
- Sun, J.**, Guan, N., Chang, S., Li, F., Deng, Q., and Yi, W., Capacity Augmentation Function for Real-Time Parallel Tasks With Constrained Deadlines Under GEDF Scheduling; *TCAD Dec. 2020 4537-4548*
- Sun, X.**, Kong, C., Chen, Y., Tao, J., and Tang, Z., A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design; *TCAD Jan. 2020 14-24*
- Sun, X.**, see Jiang, J., *TCAD Oct. 2020 2410-2421*
- Sun, Y.**, see Jiang, J., *TCAD Oct. 2020 2410-2421*
- Sun, Z.**, see Sadiqbatcha, S., *TCAD April 2020 885-894*
- Surabhi, V.R.**, Krishnamurthy, P., Amrouch, H., Henkel, J., Karri, R., and Khorrami, F., Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging; *TCAD Nov. 2020 3519-3530*
- Swamy Saranam Chongala, S.R.**, George, S., Govindarajan, H.T., Kotra, J., Mutyam, M., Sampson, J., Kandemir, M.T., and Narayanan, V., Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities; *TCAD Nov. 2020 3881-3892*

## T

- Tabkhi, H.**, see Zhang, J., *TCAD Dec. 2020 5156-5169*
- Tabrizi, A.F.**, Darav, N.K., Rakai, L., Bustany, I., Kennings, A., and Behjat, L., Eh?Predictor: A Deep Learning Framework to Identify Detailed Routing Short Violations From a Placed Netlist; *TCAD June 2020 1177-1190*
- Tagliavini, G.**, Marongiu, A., and Benini, L., FlexFloat: A Software Library for Transprecision Computing; *TCAD Jan. 2020 145-156*
- Taha, T.M.**, see Yakopcic, C., *TCAD May 2020 1084-1095*
- Tahar, S.**, see Seghaier, I., *TCAD Feb. 2020 294-307*
- Taheri, E.**, Isakov, M., Patooghy, A., and Kinsy, M.A., Addressing a New Class of Reliability Threats in 3-D Network-on-Chips; *TCAD July 2020 1358-1371*
- Tahoori, M.B.**, see Golanbari, M.S., *TCAD July 2020 1484-1497*
- Tahoori, M.B.**, see Weller, D.D., *TCAD Oct. 2020 2772-2783*
- Tai, Y.**, see Zhang, L., *TCAD Oct. 2020 2124-2137*
- Tan, J.**, see Wang, Y., *TCAD Dec. 2020 4611-4622*
- Tan, S.X.**, see Sadiqbatcha, S., *TCAD April 2020 885-894*
- Tan, S.X.-D.**, see Wang, H., *TCAD July 2020 1400-1413*
- Tan, Z.**, see Wu, F., *TCAD April 2020 909-921*
- Tang, H.**, see Wang, H., *TCAD July 2020 1400-1413*
- Tang, J.**, Ibrahim, M., Chakraborty, K., and Karri, R., Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips; *TCAD Jan. 2020 171-184*
- Tang, J.**, Ibrahim, M., Chakraborty, K., and Karri, R., Analysis and Design of Tamper-Mitigating Microfluidic Routing Fabrics; *TCAD May 2020 1003-1016*
- Tang, M.**, see Guo, Z., *TCAD Jan. 2020 34-44*
- Tang, S.**, see Zheng, S., *TCAD Nov. 2020 3408-3419*
- Tang, T.**, see Cai, Y., *TCAD July 2020 1414-1427*
- Tang, W.T.**, see Luo, T., *TCAD Feb. 2020 438-450*
- Tang, X.**, see Wang, Z., *TCAD Nov. 2020 3433-3444*
- Tang, Y.**, see Zhang, W., *TCAD Oct. 2020 2333-2346*
- Tang, Z.**, see Sun, X., *TCAD Jan. 2020 14-24*
- Tao, J.**, see Peng, F., *TCAD Dec. 2020 4971-4984*
- Tao, J.**, see Sun, X., *TCAD Jan. 2020 14-24*
- Tao, J.**, see Gao, Z., *TCAD Oct. 2020 3144-3148*
- Tao, J.**, see Gao, Z., *TCAD Oct. 2020 2029-2041*
- Tavares, A.**, see Li, D., *TCAD May 2020 1031-1044*
- Tavva, V.K.**, see Sethuraman, S., *TCAD Dec. 2020 4635-4644*
- Tehraniipoor, F.**, see Cordeiro, R., *TCAD Nov. 2020 3373-3384*
- Tehraniipoor, M.M.**, see Wang, H., *TCAD Oct. 2020 2152-2165*
- Teich, J.**, see Ozkan, M.A., *TCAD Nov. 2020 3202-3214*
- Temam, O.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Teman, A.**, see Maltabashi, O., *TCAD Oct. 2020 2886-2897*
- Tenace, V.**, Calimera, A., Macii, E., and Poncino, M., Logic Synthesis of Pass-Gate Logic Circuits With Emerging Bipolar Technologies; *TCAD Feb. 2020 397-410*
- Thiruloga, S.V.**, see Kukkala, V.K., *TCAD Nov. 2020 3698-3710*
- Tian, C.**, see Wang, D., *TCAD April 2020 830-842*
- Tian, C.**, Li, Y., Wu, S., Chen, J., Yuan, L., and Xu, Y., Popularity-Based Online Scaling for RAID Systems Under General Settings; *TCAD Oct. 2020 2911-2924*



- Tida, U.R.**, Zhuo, C., Liu, L., and Shi, Y., Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking; *TCAD Feb. 2020 281-293*
- Tomoutzoglou, O.**, Mbakoyiannis, D., Kornaros, G., and Coppola, M., Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure; *TCAD May 2020 1017-1030*
- Tong, W.**, see Wu, B., *TCAD Sept. 2020 1806-1819*
- Tong, W.**, see Feng, Y., *TCAD March 2020 599-612*
- Tong, W.**, see Feng, D., *TCAD Oct. 2020 2516-2529*
- Topham, N.**, see Kristien, M., *TCAD Nov. 2020 3544-3554*
- Trahay, F.**, see Li, J., *TCAD Nov. 2020 3956-3967*
- Tripunitara, M.V.**, see El Massad, M., *TCAD Aug. 2020 1577-1590*
- Truppel, A.**, Tseng, T., Bertozzi, D., Alves, J.C., and Schlichtmann, U., PSION+: Combining Logical Topology and Physical Layout Optimization for Wave-length-Routed ONoCs; *TCAD Dec. 2020 5197-5210*
- Tsai, K.**, see Lai, L., *TCAD Jan. 2020 239-247*
- Tsai, K.**, see Chern, M., *TCAD Oct. 2020 3044-3055*
- Tsao, C.**, see Chen, S., *TCAD June 2020 1286-1299*
- Tsay, R.**, see Wu, H., *TCAD Dec. 2020 5211-5224*
- Tseng, P.**, see Zargari, A.H.A., *TCAD Nov. 2020 3833-3841*
- Tseng, T.**, see Truppel, A., *TCAD Dec. 2020 5197-5210*
- Tsoutsouras, V.**, see Samie, F., *TCAD March 2020 572-584*
- Tu, P.**, Pui, C., and Young, E.F.Y., Simultaneous Reconnection Surgery Technique of Routing With Machine Learning-Based Acceleration; *TCAD June 2020 1245-1257*
- Tullsen, D.**, see Zhou, M., *TCAD Oct. 2020 1973-1986*
- Turvani, G.**, see Ardesi, Y., *TCAD Oct. 2020 2749-2760*
- Tyszer, J.**, see Liu, Y., *TCAD Aug. 2020 1699-1710*
- Tyszer, J.**, see Huang, Y., *TCAD Oct. 2020 2964-2975*

## U

- Udupa, P.**, see Mahale, G., *TCAD Nov. 2020 4278-4289*
- Urdahl, J.**, see Ludwig, T., *TCAD Oct. 2020 3093-3106*
- Utyamishv, D.**, and Partin-Vaisband, I., Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip; *TCAD Jan. 2020 45-55*
- Uysal, N.**, see Zhang, B., *TCAD Oct. 2020 2448-2460*

## V

- Van Cleeff, P.**, Hougardy, S., Silvanus, J., and Werner, T., BonnCell: Automatic Cell Layout in the 7-nm Era; *TCAD Oct. 2020 2872-2885*
- Van Dijk, M.**, see Stefanov, E., *TCAD Aug. 2020 1572-1576*
- Vasudevan, S.**, see Pal, D., *TCAD Feb. 2020 533-546*
- Vasudevan, S.**, see Pal, D., *TCAD Aug. 2020 1711-1724*
- Veda, G.**, see Chern, M., *TCAD Oct. 2020 3044-3055*
- Veira, N.**, Poulos, Z., and Veneris, A., Searching for Bugs Using Probabilistic Suspect Implications; *TCAD Dec. 2020 5267-5280*
- Vendramineto, D.**, see Cabodi, G., *TCAD July 2020 1524-1531*
- Veneris, A.**, see Veira, N., *TCAD Dec. 2020 5267-5280*
- Venkataraman, S.**, see Pomeranz, I., *TCAD Dec. 2020 5261-5266*
- Venkataramani, S.**, Kozhikkottu, V.J., Sabne, A., Roy, K., and Raghunathan, A., Logic Synthesis of Approximate Circuits; *TCAD Oct. 2020 2503-2515*
- Viale, B.**, and Allard, B., Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits - Part I; *TCAD Oct. 2020 3067-3080*
- Viale, B.**, and Allard, B., Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits—Part II; *TCAD Oct. 2020 3107-3117*
- Viera, R.A.C.**, Maurine, P., Dutertre, J., and Possamai Bastos, R., Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection; *TCAD June 2020 1231-1244*
- Vilardell, S.**, Serra, I., Santalla, R., Mezzetti, E., Abella, J., and Cazorla, F.J., HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs; *TCAD Nov. 2020 3662-3673*
- Vista, J.**, and Ranjan, A., High Frequency Meminductor Emulator Employing VDTA and its Application; *TCAD Oct. 2020 2020-2028*

- Voigt, A.**, Schreiter, J., Frank, P., Pini, C., Mayr, C., and Richter, A., Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems; *TCAD Aug. 2020 1635-1648*
- von der Bruggen, G.**, see Gunzel, M., *TCAD Nov. 2020 4205-4216*
- Vontela, D.**, see Jang, J., *TCAD Feb. 2020 308-320*
- Vrudhula, S.**, see Ma, Y., *TCAD Feb. 2020 424-437*
- Vrudhula, S.**, see Ma, Y., *TCAD April 2020 843-856*

## W

- Wan, H.**, see Li, Z., *TCAD July 2020 1386-1399*
- Wan, H.**, see Li, Z., *TCAD Jan. 2020 185-198*
- Wan, H.**, see Jiang, X., *TCAD Oct. 2020 2319-2332*
- Wan, J.**, see Wu, F., *TCAD April 2020 909-921*
- Wan, J.**, see Ma, R., *TCAD Dec. 2020 4563-4574*
- Wang, C.**, see Wu, B., *TCAD Sept. 2020 1806-1819*
- Wang, C.**, see Wang, X., *TCAD Nov. 2020 4290-4302*
- Wang, C.**, see Lin, C., *TCAD Dec. 2020 5304-5308*
- Wang, C.**, see Chiang, H., *TCAD Oct. 2020 2178-2191*
- Wang, C.**, see Huang, Y., *TCAD Oct. 2020 2964-2975*
- Wang, D.**, Duan, Z., Tian, C., Huang, B., and Zhang, N., ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach; *TCAD April 2020 830-842*
- Wang, D.**, Xu, K., Guo, J., and Ghiasi, S., DSP-Efficient Hardware Acceleration of Convolutional Neural Network Inference on FPGAs; *TCAD Dec. 2020 4867-4880*
- Wang, G.**, see Deng, L., *TCAD Jan. 2020 117-130*
- Wang, H.**, Guo, X., Tan, S.X.-D., Zhang, C., Tang, H., and Yuan, Y., Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network; *TCAD July 2020 1400-1413*
- Wang, H.**, Audsley, N.C., Hu, X.S., and Chang, W., Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multicore Architectures; *TCAD Nov. 2020 3787-3798*
- Wang, H.**, Shi, Q., Nahiyani, A., Forte, D., and Tehranipoor, M.M., A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding; *TCAD Oct. 2020 2152-2165*
- Wang, J.**, Wang, X., Jiang, Y., Singh, A.K., Huang, L., and Yang, M., Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming; *TCAD Nov. 2020 3276-3287*
- Wang, J.**, see Choi, Y., *TCAD Dec. 2020 4828-4841*
- Wang, J.**, see Shi, X., *TCAD Dec. 2020 4999-5010*
- Wang, J.**, Yuan, Z., Liu, R., Feng, X., Du, L., Yang, H., and Liu, Y., GAAS: An Efficient Group Associated Architecture and Scheduler Module for Sparse CNN Accelerators; *TCAD Dec. 2020 5170-5182*
- Wang, J.**, see Ji, W., *TCAD Oct. 2020 2544-2557*
- Wang, K.**, see Sun, J., *TCAD Nov. 2020 3385-3397*
- Wang, K.**, see Li, D., *TCAD May 2020 1031-1044*
- Wang, L.**, see Chu, Z., *TCAD Aug. 2020 1621-1634*
- Wang, L.**, see Wu, Y., *TCAD Nov. 2020 3177-3189*
- Wang, P.**, Gharehbaghi, A.M., and Fujita, M., An Automatic Test Pattern Generation Method for Multiple Stuck-At Faults by Incrementally Extending the Test Patterns; *TCAD Oct. 2020 2990-2999*
- Wang, Q.**, Ji, W., Li, Z., Cheong, H., Kwon, O., Yao, H., Ho, T., Shin, K., Li, B., Schlichtmann, U., and Cai, Y., Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips; *TCAD March 2020 613-625*
- Wang, Q.**, see Lu, H., *TCAD Oct. 2020 2654-2667*
- Wang, Q.**, see Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Wang, Q.**, see Bu, L., *TCAD Oct. 2020 2081-2094*
- Wang, R.**, see Ardesi, Y., *TCAD Oct. 2020 2749-2760*
- Wang, R.**, see Zhou, M., *TCAD Oct. 2020 1973-1986*
- Wang, S.**, see Ma, Y., *TCAD Jan. 2020 88-100*
- Wang, S.**, see Su, Y., *TCAD March 2020 675-685*
- Wang, S.**, Ananthanarayanan, G., Zeng, Y., Goel, N., Pathania, A., and Mitra, T., High-Throughput CNN Inference on Embedded ARM Big.LITTLE Multi-core Processors; *TCAD Oct. 2020 2254-2267*
- Wang, S.**, see Ma, Y., *TCAD Oct. 2020 2218-2229*

- Wang, T.**, see Zhu, J., *TCAD Oct. 2020 2279-2292*
- Wang, W.**, Wu, Y., and Gupta, P., Reverse Engineering for 2.5-D Split Manufactured ICs; *TCAD Oct. 2020 3128-3133*
- Wang, X.**, see Luo, T., *TCAD Feb. 2020 438-450*
- Wang, X.**, Wang, C., Cao, J., Gong, L., and Zhou, X., WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm; *TCAD Nov. 2020 4290-4302*
- Wang, X.**, see Wang, J., *TCAD Nov. 2020 3276-3287*
- Wang, X.**, see Li, G., *TCAD Nov. 2020 3614-3626*
- Wang, X.**, see Wu, Y., *TCAD Nov. 2020 3177-3189*
- Wang, X.**, see Yu, L., *TCAD Oct. 2020 3000-3011*
- Wang, X.**, Chen, P., and Cheng, C., Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation; *TCAD Oct. 2020 2735-2748*
- Wang, Y.**, see Wu, B., *TCAD April 2020 803-815*
- Wang, Y.**, see Cai, Y., *TCAD July 2020 1414-1427*
- Wang, Y.**, Tan, J., Mao, R., and Li, T., Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory; *TCAD Dec. 2020 4611-4622*
- Wang, Y.**, see Deng, D., *TCAD Dec. 2020 4496-4509*
- Wang, Y.**, see Cai, Y., *TCAD Dec. 2020 4707-4720*
- Wang, Y.**, see Xing, Y., *TCAD Oct. 2020 2668-2681*
- Wang, Y.**, see Xing, Y., *TCAD Oct. 2020 2668-2681*
- Wang, Y.**, see Li, Y., *TCAD Oct. 2020 2640-2653*
- Wang, Z.**, see Wu, B., *TCAD April 2020 803-815*
- Wang, Z.**, Xu, J., Chang, Y., Feng, J., Chen, X., Chen, S., and Zhang, J., CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors; *TCAD Sept. 2020 1820-1833*
- Wang, Z.**, see Wang, Z., *TCAD Sept. 2020 1820-1833*
- Wang, Z.**, see Wu, Y., *TCAD Nov. 2020 3445-3457*
- Wang, Z.**, Jiang, Z., Tang, X., Liu, C., Yin, S., and Hu, Y., Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform; *TCAD Nov. 2020 3433-3444*
- Wang, Z.**, see Wang, Z., *TCAD Nov. 2020 3433-3444*
- Wang, Z.**, see Mamouras, K., *TCAD Nov. 2020 3868-3880*
- Wang, Z.**, Yang, P., Chang, Y., Xu, J., Chen, X., and Feng, J., A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers; *TCAD March 2020 640-653*
- Wang, Z.**, see Wang, Z., *TCAD March 2020 640-653*
- Wang, Z.**, see Yang, P., *TCAD March 2020 626-639*
- Wang, Z.**, see Yang, P., *TCAD March 2020 626-639*
- Wang, Z.**, see Chen, X., *TCAD May 2020 977-990*
- Wang, Z.**, see Chen, X., *TCAD May 2020 977-990*
- Wang, Z.**, see Schafer, B.C., *TCAD Oct. 2020 2628-2639*
- Wang, Z.**, see Yu, Q., *TCAD Oct. 2020 2461-2474*
- Wanner, L.**, see Felzmann, I., *TCAD Nov. 2020 4052-4063*
- Wei, H.**, see Chen, S., *TCAD Feb. 2020 373-386*
- Wei, H.**, see Liang, Y., *TCAD Dec. 2020 4549-4562*
- Wei, S.**, see Zheng, S., *TCAD Nov. 2020 3408-3419*
- Wei, S.**, see Wu, Y., *TCAD Nov. 2020 3177-3189*
- Wei, T.**, see Hu, M., *TCAD Nov. 2020 4006-4017*
- Wei, T.**, see Cao, K., *TCAD Oct. 2020 2095-2108*
- Wei, T.**, see Cui, Y., *TCAD Oct. 2020 1987-1999*
- Wei, Y.**, see Chen, Y., *TCAD July 2020 1511-1523*
- Weimer, J.**, see Ruchkin, I., *TCAD Nov. 2020 3288-3299*
- Weller, D.D.**, Hefenbrock, M., Golanbari, M.S., Beigl, M., Aghassi-Hagmann, J., and Tahoori, M.B., Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation; *TCAD Oct. 2020 2772-2783*
- Wen, C.H.**, see Wu, D.C., *TCAD Dec. 2020 5281-5294*
- Wen, F.**, Qin, M., Gratz, P.V., and Reddy, A.L.N., Hardware Memory Management for Future Mobile Hybrid Memory Systems; *TCAD Nov. 2020 3627-3637*
- Wen, M.**, see Shen, J., *TCAD July 2020 1442-1455*
- Wen, W.**, Zhao, L., Zhang, Y., and Yang, J., Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory; *TCAD Oct. 2020 2347-2360*
- Wen, W.**, see Yang, C., *TCAD Oct. 2020 2192-2205*
- Wen, X.**, see Ni, T., *TCAD Oct. 2020 2938-2951*
- Weng, J.**, Ho, T., Ji, W., Liu, P., Bao, M., and Yao, H., URBER: Ultrafast Rule-Based Escape Routing Method for Large-Scale Sample Delivery Biochips; *TCAD Jan. 2020 157-170*
- Werner, T.**, see Van Cleeff, P., *TCAD Oct. 2020 2872-2885*
- Wild, T.**, see Sagi, M., *TCAD Nov. 2020 3152-3164*
- Wille, R.**, see Grimmer, A., *TCAD Feb. 2020 387-396*
- Wille, R.**, see Bhattacharjee, S., *TCAD April 2020 816-829*
- Wille, R.**, see Niemann, P., *TCAD Dec. 2020 4657-4668*
- Wille, R.**, see Kole, A., *TCAD Oct. 2020 2375-2383*
- Wille, R.**, see Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Wille, R.**, see Fink, G., *TCAD Oct. 2020 2696-2707*
- Wong, M.D.F.**, see Guo, D., *TCAD June 2020 1205-1216*
- Wong, W.**, see Luo, T., *TCAD Feb. 2020 438-450*
- Wu, B.**, Dai, P., Cheng, Y., Wang, Y., Yang, J., Wang, Z., Liu, D., and Zhao, W., A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration; *TCAD April 2020 803-815*
- Wu, B.**, Feng, D., Tong, W., Liu, J., Wang, C., Zhao, W., and Zhang, Y., A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches; *TCAD Sept. 2020 1806-1819*
- Wu, C.**, see Kang, Y., *TCAD Nov. 2020 3856-3867*
- Wu, C.**, Chang, Y., Yang, M., and Kuo, T., When Storage Response Time Catches Up With Overall Context Switch Overhead, What Is Next?; *TCAD Nov. 2020 4266-4277*
- Wu, C.**, see Ganfure, G.O., *TCAD Nov. 2020 3311-3322*
- Wu, C.**, Cui, Y., Ji, C., Kuo, T., and Xue, C.J., Pruning Deep Reinforcement Learning for Dual User Experience and Storage Lifetime Improvement on Mobile Devices; *TCAD Nov. 2020 3993-4005*
- Wu, C.**, Li, Q., Ji, C., Kuo, T., and Xue, C.J., Boosting User Experience via Foreground-Aware Cache Management in UFS Mobile Devices; *TCAD Nov. 2020 3263-3275*
- Wu, D.C.**, Liang, A.C., and Wen, C.H., Speeding Up Functional Timing Analysis by Concise Formulation of Timed Characteristic Functions; *TCAD Dec. 2020 5281-5294*
- Wu, F.**, Zhang, M., Du, Y., Liu, W., Lu, Z., Wan, J., Tan, Z., and Xie, C., Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash; *TCAD April 2020 909-921*
- Wu, F.**, see Chen, S., *TCAD June 2020 1191-1204*
- Wu, F.**, see Ma, R., *TCAD Dec. 2020 4563-4574*
- Wu, H.**, Guo, D., and Tsay, R., A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Intercomponent Interactions; *TCAD Dec. 2020 5211-5224*
- Wu, K.**, see Jiang, J., *TCAD Oct. 2020 2410-2421*
- Wu, Q.**, see Ma, R., *TCAD Dec. 2020 4563-4574*
- Wu, Q.**, see Yang, C., *TCAD Oct. 2020 2192-2205*
- Wu, S.**, Zhu, W., Han, Y., Jiang, H., Mao, B., Huang, Z., and Chen, L., GC-Steering: GC-Aware Request Steering and Parallel Reconstruction Optimizations for SSD-Based RAID; *TCAD Dec. 2020 4587-4600*
- Wu, S.**, see Tian, C., *TCAD Oct. 2020 2911-2924*
- Wu, W.**, see Su, Y., *TCAD March 2020 675-685*
- Wu, Y.**, and Qian, W., ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification; *TCAD July 2020 1470-1483*
- Wu, Y.**, Wang, Z., Shi, Y., and Hu, J., Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning; *TCAD Nov. 2020 3445-3457*
- Wu, Y.**, Liu, L., Wang, L., Wang, X., Han, J., Deng, C., and Wei, S., Aggressive Fine-Grained Power Gating of NoC Buffers; *TCAD Nov. 2020 3177-3189*
- Wu, Y.**, see Wang, W., *TCAD Oct. 2020 3128-3133*
- Wu, Z.**, see Peach, G., *TCAD Nov. 2020 3492-3505*
- Wuerges, E.**, 3-Step Rectilinear Minimum Spanning Tree Construction for Obstacle-Avoiding Component-to-Component Routing; *TCAD Dec. 2020 5123-5127*
- Xia, B.**, see Xue, B., *TCAD Nov. 2020 4090-4101*

- Xia, L., *see* Cai, Y., *TCAD July 2020 1414-1427*
- Xia, L., *see* Cai, Y., *TCAD Dec. 2020 4707-4720*
- Xia, Y., *see* Chu, Z., *TCAD Aug. 2020 1621-1634*
- Xia, Z., *see* Jiang, J., *TCAD Oct. 2020 2410-2421*
- Xiao, H., *see* Qian, J., *TCAD Jan. 2020 267-271*
- Xiao, N., *see* Shen, M., *TCAD Feb. 2020 411-423*
- Xiao, N., *see* Shen, M., *TCAD Oct. 2020 2588-2601*
- Xiao, Q., *see* Liang, Y., *TCAD April 2020 857-870*
- Xie, C., *see* Wu, F., *TCAD Dec. 2020 909-921*
- Xie, C., *see* Ma, R., *TCAD Dec. 2020 4563-4574*
- Xie, G., Li, R., and Hu, S., Security-Aware Obfuscated Priority Assignment for CAN FD Messages in Real-Time Parallel Automotive Applications; *TCAD Dec. 2020 4413-4425*
- Xie, Y., *see* Deng, L., *TCAD Jan. 2020 117-130*
- Xie, Y., *see* Chakraborty, A., *TCAD Oct. 2020 1952-1972*
- Xing, S., *see* Bu, L., *TCAD Oct. 2020 2081-2094*
- Xing, Y., Liang, S., Sui, L., Jia, X., Qiu, J., Liu, X., Wang, Y., Shan, Y., and Wang, Y., DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators; *TCAD Oct. 2020 2668-2681*
- Xiong, X., *see* Zheng, X., *TCAD Oct. 2020 2055-2066*
- Xu, C., Kolluri, S.K., Endo, K., and Banerjee, K., Correction to “Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability” *TCAD Jan. 2020 277*
- Xu, C., *see* Zheng, X., *TCAD Oct. 2020 2055-2066*
- Xu, C., Liu, Y., and Yang, Y., SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture; *TCAD Oct. 2020 2798-2811*
- Xu, G., *see* Cao, K., *TCAD Oct. 2020 2095-2108*
- Xu, H., *see* Liu, B., *TCAD Dec. 2020 4881-4893*
- Xu, J., *see* Wang, Z., *TCAD Sept. 2020 1820-1833*
- Xu, J., *see* Wang, Z., *TCAD March 2020 640-653*
- Xu, J., *see* Yang, P., *TCAD March 2020 626-639*
- Xu, J., *see* Chen, X., *TCAD May 2020 977-990*
- Xu, J., *see* Feng, D., *TCAD Oct. 2020 2516-2529*
- Xu, K., *see* Bairamkulov, R., *TCAD Sept. 2020 1916-1924*
- Xu, K., *see* Wang, D., *TCAD Dec. 2020 4867-4880*
- Xu, Q., *see* Chen, S., *TCAD June 2020 1191-1204*
- Xu, Q., *see* Li, J., *TCAD Nov. 2020 3398-3407*
- Xu, Q., *see* Chen, S., *TCAD Jan. 2020 199-212*
- Xu, Q., *see* Zhang, Q., *TCAD May 2020 991-1002*
- Xu, W., Zhang, Z., You, X., and Zhang, C., Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks Over Finite Fields; *TCAD Dec. 2020 4894-4907*
- Xu, X., *see* Liu, J., *TCAD Dec. 2020 4748-4759*
- Xu, X., *see* Chen, S., *TCAD Jan. 2020 199-212*
- Xu, Y., *see* Gao, J., *TCAD Nov. 2020 3420-3432*
- Xu, Y., *see* Lan, Y., *TCAD Dec. 2020 4791-4804*
- Xu, Y., Lao, Y., Liu, W., Zhang, Z., You, X., and Zhang, C., Mathematical Modeling Analysis of Strong Physical Unclonable Functions; *TCAD Dec. 2020 4426-4438*
- Xu, Y., *see* Tian, C., *TCAD Oct. 2020 2911-2924*
- Xue, B., Zhang, M., Easwaran, A., and Li, Q., PAC Model Checking of Black-Box Continuous-Time Dynamical Systems; *TCAD Nov. 2020 3944-3955*
- Xue, B., Franzle, M., Zhan, N., Bogomolov, S., and Xia, B., Safety Verification for Random Ordinary Differential Equations; *TCAD Nov. 2020 4090-4101*
- Xue, C.J., *see* Li, C., *TCAD Nov. 2020 4102-4114*
- Xue, C.J., *see* Wu, C., *TCAD Nov. 2020 3993-4005*
- Xue, C.J., *see* Wu, C., *TCAD Nov. 2020 3263-3275*
- Xue, C.J., *see* Gao, C., *TCAD Oct. 2020 2230-2239*
- Xue, C.J., *see* Zhou, Z., *TCAD Oct. 2020 2293-2306*
- Xue, J., *see* Li, G., *TCAD Nov. 2020 3614-3626*
- Y**
- Yadav, A., *see* Roymohapatra, S., *TCAD May 2020 1073-1083*
- Yakopcic, C., Taha, T.M., Mountain, D.J., Salter, T., Marinella, M.J., and McLean, M., Memristor Model Optimization Based on Parameter Extraction From Device Characterization Data; *TCAD May 2020 1084-1095*
- Yakovlev, A., *see* Sokolov, D., *TCAD May 2020 952-965*
- Yakovlev, A., *see* Al-Daloo, M., *TCAD Oct. 2020 2722-2734*
- Yamashita, S., *see* Ding, J., *TCAD May 2020 1045-1058*
- Yan, A., *see* Ni, T., *TCAD Oct. 2020 2938-2951*
- Yan, F., *see* Guo, Z., *TCAD Jan. 2020 34-44*
- Yan, H., *see* Shi, X., *TCAD Dec. 2020 4999-5010*
- Yan, S., *see* Liang, Y., *TCAD April 2020 857-870*
- Yang, C., Liu, B., Li, H., Chen, Y., Barnell, M., Wu, Q., Wen, W., and Rajendran, J., Thwarting Replication Attack Against Memristor-Based Neuromorphic Computing System; *TCAD Oct. 2020 2192-2205*
- Yang, H., *see* Cai, Y., *TCAD July 2020 1414-1427*
- Yang, H., *see* Wang, J., *TCAD Dec. 2020 5170-5182*
- Yang, H., *see* Cai, Y., *TCAD Dec. 2020 4707-4720*
- Yang, H., *see* Zhou, M., *TCAD Oct. 2020 1973-1986*
- Yang, H., Li, S., Deng, Z., Ma, Y., Yu, B., and Young, E.F.Y., GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets; *TCAD Oct. 2020 2822-2834*
- Yang, H., *see* Geng, H., *TCAD Oct. 2020 2849-2859*
- Yang, J., *see* Jia, X., *TCAD April 2020 789-802*
- Yang, J., *see* Wu, B., *TCAD April 2020 803-815*
- Yang, J., *see* Kwon, T., *TCAD Sept. 2020 1855-1865*
- Yang, J., *see* Li, C., *TCAD Jan. 2020 75-87*
- Yang, J., *see* Wen, W., *TCAD Oct. 2020 2347-2360*
- Yang, J., *see* Gao, C., *TCAD Oct. 2020 2230-2239*
- Yang, J., *see* Deng, Q., *TCAD Oct. 2020 2396-2409*
- Yang, L., *see* Jiang, W., *TCAD Nov. 2020 4154-4165*
- Yang, L., *see* Jiang, W., *TCAD Dec. 2020 4805-4815*
- Yang, M., and Yu, W., Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm; *TCAD April 2020 946-951*
- Yang, M., *see* Wu, C., *TCAD Nov. 2020 4266-4277*
- Yang, M., *see* Wang, J., *TCAD Nov. 2020 3276-3287*
- Yang, M., *see* Hsieh, Y., *TCAD Nov. 2020 4115-4128*
- Yang, M., and Yu, W., Floating Random Walk Capacitance Solver Tackling Conformal Dielectric With On-the-Fly Sampling on Eight-Octant Transition Cubes; *TCAD Dec. 2020 4935-4943*
- Yang, P., *see* Wang, Z., *TCAD March 2020 640-653*
- Yang, P., Wang, Z., Wang, Z., Xu, J., Chang, Y., Chen, X., Maeda, R.K.V., and Feng, J., Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems; *TCAD March 2020 626-639*
- Yang, P., *see* Chen, X., *TCAD May 2020 977-990*
- Yang, X., *see* Chiang, H., *TCAD Oct. 2020 2178-2191*
- Yang, Y., *see* Xu, C., *TCAD Oct. 2020 2798-2811*
- Yao, H., *see* Weng, J., *TCAD Jan. 2020 157-170*
- Yao, H., *see* Wang, Q., *TCAD March 2020 613-625*
- Yao, H., *see* Ji, W., *TCAD Oct. 2020 2544-2557*
- Yao, H., *see* Zhu, Y., *TCAD Oct. 2020 2489-2502*
- Yao, H., *see* Shao, L., *TCAD Oct. 2020 2708-2721*
- Yao, R., and Ye, Y., Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture; *TCAD Dec. 2020 4695-4706*
- Yao, Y., *see* Ni, T., *TCAD Oct. 2020 2938-2951*
- Yasin, A., *see* Ciesielski, M., *TCAD June 2020 1346-1357*
- Yasin, M., *see* Sengupta, A., *TCAD April 2020 766-778*
- Yasin, M., *see* Chakraborty, A., *TCAD Oct. 2020 1952-1972*
- Ye, Y., *see* Yao, R., *TCAD Dec. 2020 4695-4706*
- Ye, Y., Zhang, W., and Liu, W., Thermal-Aware Design and Simulation Approach for Optical NoCs; *TCAD Oct. 2020 2384-2395*
- Yeganeh-Khaksar, A., *see* Ansari, M., *TCAD April 2020 779-788*
- Yi, W., *see* Park, J., *TCAD Sept. 2020 1889-1901*
- Yi, W., *see* Sun, J., *TCAD Dec. 2020 4537-4548*
- Yin, S., *see* Wang, Z., *TCAD Nov. 2020 3433-3444*
- Yin, S., *see* Zheng, S., *TCAD Nov. 2020 3408-3419*
- Yin, X., *see* Imani, M., *TCAD Oct. 2020 2422-2433*

- Yong, K.**, and Chang, L., Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs; *TCAD Nov. 2020* 3467-3478
- Yoo, J.**, see Jung, M., *TCAD Aug. 2020* 1674-1687
- Yoo, S.**, see Kang, W., *TCAD Oct. 2020* 2240-2253
- Yoon, Y.**, see Radhakrishnan, G., *TCAD Dec. 2020* 4645-4656
- You, T.**, Han, S., Park, Y.M., Lee, H., and Chung, E., Multitoken-Based Power Management for NAND Flash Storage Devices; *TCAD Oct. 2020* 2898-2910
- You, X.**, see Xu, W., *TCAD Dec. 2020* 4894-4907
- You, X.**, see Xu, Y., *TCAD Dec. 2020* 4426-4438
- Young, E.F.Y.**, see Tu, P., *TCAD June 2020* 1245-1257
- Young, E.F.Y.**, see Chen, G., *TCAD June 2020* 1217-1230
- Young, E.F.Y.**, see Chen, G., *TCAD Sept. 2020* 1902-1915
- Young, E.F.Y.**, see Yang, H., *TCAD Oct. 2020* 2822-2834
- Yu, B.**, see Zhang, G.L., *TCAD Dec. 2020* 4482-4495
- Yu, B.**, see Ma, Y., *TCAD Dec. 2020* 5069-5082
- Yu, B.**, see Yang, H., *TCAD Oct. 2020* 2822-2834
- Yu, B.**, see Geng, H., *TCAD Oct. 2020* 2849-2859
- Yu, C.**, see Ciesielski, M., *TCAD June 2020* 1346-1357
- Yu, F.**, Dutta, R.G., Zhang, T., Hu, Y., and Jin, Y., Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems; *TCAD Nov. 2020* 3555-3565
- Yu, H.**, see Peng, F., *TCAD Dec. 2020* 4971-4984
- Yu, J.**, see Doi, R., *TCAD Oct. 2020* 2572-2587
- Yu, L.**, Ren, J., Lu, X., and Wang, X., NBTI and HCI Aging Prediction and Reliability Screening During Production Test; *TCAD Oct. 2020* 3000-3011
- Yu, Q.**, Childers, B., Huang, L., Qian, C., and Wang, Z., HPE: Hierarchical Page Eviction Policy for Unified Memory in GPUs; *TCAD Oct. 2020* 2461-2474
- Yu, W.**, see Yang, M., *TCAD April 2020* 946-951
- Yu, W.**, see Yang, M., *TCAD Dec. 2020* 4935-4943
- Yu, X.**, see Stefanov, E., *TCAD Aug. 2020* 1572-1576
- Yu, X.**, Ergun, K., Cherkasova, L., and Rosing, T.S., Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring; *TCAD Nov. 2020* 3918-3930
- Yu, Y.**, Fang, X., and Peng, X., A Post-Bond TSV Test Method Based on RGC Parameters Measurement; *TCAD Feb. 2020* 506-519
- Yuan, L.**, see Tian, C., *TCAD Oct. 2020* 2911-2924
- Yuan, Y.**, see Wang, H., *TCAD July 2020* 1400-1413
- Yuan, Z.**, see Wang, J., *TCAD Dec. 2020* 5170-5182
- Yuki, T.**, see Derrien, S., *TCAD Nov. 2020* 4229-4239
- Yuki, T.**, see Marty, T., *TCAD Dec. 2020* 4777-4790
- Yun, H.**, see Aghilinasab, H., *TCAD Nov. 2020* 3348-3360
- Z**
- Zaitseva, E.**, see Levashenko, V., *TCAD Dec. 2020* 4854-4866
- Zaki, M.H.**, see Seghaier, I., *TCAD Feb. 2020* 294-307
- Zanco, A.**, Grivet-Talocia, S., Bradde, T., and De Stefano, M., Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling; *TCAD Jan. 2020* 225-238
- Zargari, A.H.A.**, Dautta, M., Ashrafiyamiri, M., Seo, M., Tseng, P., and Kurdahi, F., NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information; *TCAD Nov. 2020* 3833-3841
- Zeng, H.**, see Joshi, P., *TCAD May 2020* 1109-1122
- Zeng, H.**, see Liu, Y., *TCAD Oct. 2020* 2067-2080
- Zeng, S.**, see Ma, Y., *TCAD Nov. 2020* 3506-3518
- Zeng, X.**, see Peng, F., *TCAD Dec. 2020* 4971-4984
- Zeng, X.**, see Gao, Z., *TCAD Oct. 2020* 3144-3148
- Zeng, X.**, see Gao, Z., *TCAD Oct. 2020* 2029-2041
- Zeng, Y.**, see Wang, S., *TCAD Oct. 2020* 2254-2267
- Zervakis, G.**, see Amrouch, H., *TCAD Nov. 2020* 3842-3855
- Zhai, Z.**, see Qian, J., *TCAD Jan. 2020* 267-271
- Zhan, N.**, see Xue, B., *TCAD Nov. 2020* 4090-4101
- Zhan, X.**, see Kong, Y., *TCAD Nov. 2020* 4042-4051
- Zhang, B.**, Uysal, N., Fan, D., and Ewetz, R., Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs; *TCAD Oct. 2020* 2448-2460
- Zhang, C.**, see Wang, H., *TCAD July 2020* 1400-1413
- Zhang, C.**, see Shen, J., *TCAD July 2020* 1442-1455
- Zhang, C.**, see Xu, W., *TCAD Dec. 2020* 4894-4907
- Zhang, C.**, see Xu, Y., *TCAD Dec. 2020* 4426-4438
- Zhang, C.**, see Zhu, J., *TCAD Oct. 2020* 2279-2292
- Zhang, G.**, see Lan, Y., *TCAD Dec. 2020* 4791-4804
- Zhang, G.L.**, Li, B., Li, M., Yu, B., Pan, D.Z., Brunner, M., Sigl, G., and Schlichtmann, U., TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing; *TCAD Dec. 2020* 4482-4495
- Zhang, H.**, see Guo, D., *TCAD June 2020* 1205-1216
- Zhang, J.**, see Wang, Z., *TCAD Sept. 2020* 1820-1833
- Zhang, J.**, see Shi, X., *TCAD Dec. 2020* 4999-5010
- Zhang, J.**, see Liu, J., *TCAD Dec. 2020* 4748-4759
- Zhang, J.**, Tabkhi, H., and Schirner, G., Allocating One Common ACC-Rich Platform for Many Streaming Applications; *TCAD Dec. 2020* 5156-5169
- Zhang, J.**, see Shi, J., *TCAD Oct. 2020* 2138-2151
- Zhang, L.**, see Zhao, Z., *TCAD Dec. 2020* 4325-4337
- Zhang, L.**, Mu, D., Hu, W., Tai, Y., Blackstone, J., and Kastner, R., Memory-Based High-Level Synthesis Optimizations Security Exploration on Power Side-Channel; *TCAD Oct. 2020* 2124-2137
- Zhang, M.**, see Wu, F., *TCAD April 2020* 909-921
- Zhang, M.**, see Kong, Y., *TCAD Nov. 2020* 4042-4051
- Zhang, M.**, see Xue, B., *TCAD Nov. 2020* 3944-3955
- Zhang, M.**, see Hu, M., *TCAD Nov. 2020* 4006-4017
- Zhang, M.**, see Lu, H., *TCAD Oct. 2020* 2654-2667
- Zhang, M.**, see Deng, Q., *TCAD Oct. 2020* 2396-2409
- Zhang, N.**, see Wang, D., *TCAD April 2020* 830-842
- Zhang, Q.**, and Xu, Q., ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods; *TCAD May 2020* 991-1002
- Zhang, S.**, see Deng, Q., *TCAD Oct. 2020* 2396-2409
- Zhang, T.**, see Yu, F., *TCAD Nov. 2020* 3555-3565
- Zhang, W.**, see Shen, M., *TCAD Feb. 2020* 411-423
- Zhang, W.**, see Zhao, J., *TCAD July 2020* 1428-1441
- Zhang, W.**, see Liu, S., *TCAD Nov. 2020* 3711-3723
- Zhang, W.**, see Zhu, Z., *TCAD March 2020* 686-699
- Zhang, W.**, Guan, N., Ju, L., Tang, Y., Liu, W., and Jia, Z., Scope-Aware Useful Cache Block Calculation for Cache-Related Pre-Emption Delay Analysis With Set-Associative Data Caches; *TCAD Oct. 2020* 2333-2346
- Zhang, W.**, see Zhu, J., *TCAD Oct. 2020* 2279-2292
- Zhang, W.**, see Ye, Y., *TCAD Oct. 2020* 2384-2395
- Zhang, X.**, see Cao, W., *TCAD Sept. 2020* 1841-1854
- Zhang, X.**, see Zheng, S., *TCAD Nov. 2020* 3408-3419
- Zhang, X.**, see Zou, A., *TCAD Dec. 2020* 5142-5155
- Zhang, X.**, see Zhu, J., *TCAD Oct. 2020* 2279-2292
- Zhang, Y.**, see Wu, B., *TCAD Sept. 2020* 1806-1819
- Zhang, Y.**, see Chen, G., *TCAD Nov. 2020* 4179-4190
- Zhang, Y.**, see Jin, H., *TCAD Dec. 2020* 4669-4682
- Zhang, Y.**, see Li, C., *TCAD Jan. 2020* 75-87
- Zhang, Y.**, Chakrabarty, K., Peng, Z., Rezine, A., Li, H., Eles, P., and Jiang, J., Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors; *TCAD March 2020* 714-727
- Zhang, Y.**, see Wen, W., *TCAD Oct. 2020* 2347-2360
- Zhang, Y.**, see Zheng, X., *TCAD Oct. 2020* 2055-2066
- Zhang, Y.**, see Gao, C., *TCAD Oct. 2020* 2230-2239
- Zhang, Y.**, see Deng, Q., *TCAD Oct. 2020* 2396-2409
- Zhang, Z.**, see Luan, J., *TCAD Feb. 2020* 547-551
- Zhang, Z.**, see Cui, C., *TCAD Aug. 2020* 1649-1661
- Zhang, Z.**, Shen, Z., Jia, Z., and Shao, Z., UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache; *TCAD Sept. 2020* 1792-1805
- Zhang, Z.**, see Jin, S., *TCAD Sept. 2020* 1935-1948
- Zhang, Z.**, Arcaini, P., and Hasuo, I., Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation; *TCAD Nov. 2020* 3674-3685

- Zhang, Z.**, see Xu, W., *TCAD Dec. 2020 4894-4907*
- Zhang, Z.**, see Cui, C., *TCAD Dec. 2020 4958-4970*
- Zhang, Z.**, see Xu, Y., *TCAD Dec. 2020 4426-4438*
- Zhang, Z.**, see Jin, S., *TCAD March 2020 700-713*
- Zhao, J.**, Feng, L., Sinha, S., Zhang, W., Liang, Y., and He, B., Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA; *TCAD July 2020 1428-1441*
- Zhao, L.**, see Qian, J., *TCAD Jan. 2020 267-271*
- Zhao, L.**, see Wen, W., *TCAD Oct. 2020 2347-2360*
- Zhao, W.**, see Jia, X., *TCAD April 2020 789-802*
- Zhao, W.**, see Wu, B., *TCAD April 2020 803-815*
- Zhao, W.**, see Wu, B., *TCAD Sept. 2020 1806-1819*
- Zhao, X.**, see Li, Z., *TCAD July 2020 1386-1399*
- Zhao, X.**, see Li, Z., *TCAD Jan. 2020 185-198*
- Zhao, Y.**, see Liu, Y., *TCAD Oct. 2020 2067-2080*
- Zhao, Z.**, and Zhang, L., An Automated Topology Synthesis Framework for Analog Integrated Circuits; *TCAD Dec. 2020 4325-4337*
- Zhao, Z.**, see Deng, Q., *TCAD Oct. 2020 2396-2409*
- Zheng, L.**, see Li, H., *TCAD Nov. 2020 4030-4041*
- Zheng, S.**, Zhang, X., Ou, D., Tang, S., Liu, L., Wei, S., and Yin, S., Efficient Scheduling of Irregular Network Structures on CNN Accelerators; *TCAD Nov. 2020 3408-3419*
- Zheng, X.**, Xu, C., Hu, X., Zhang, Y., and Xiong, X., The Software/Hardware Co-Design and Implementation of SM2/3/4 Encryption/Decryption and Digital Signature System; *TCAD Oct. 2020 2055-2066*
- Zhong, K.**, see Liu, D., *TCAD Jan. 2020 131-144*
- Zhong, W.**, see Ma, Y., *TCAD Dec. 2020 5069-5082*
- Zhong, W.**, see Ma, R., *TCAD Dec. 2020 4563-4574*
- Zhong, W.**, see Geng, H., *TCAD Oct. 2020 2849-2859*
- Zhong, Y.**, see Fang, G., *TCAD May 2020 1096-1108*
- Zhong, Z.**, see Liang, T., *TCAD Nov. 2020 3531-3543*
- Zhong, Z.**, and Chakrabarty, K., IJTAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips; *TCAD Dec. 2020 4921-4934*
- Zhou, C.**, see Ou, C., *TCAD Oct. 2020 2166-2177*
- Zhou, D.**, see Peng, F., *TCAD Dec. 2020 4971-4984*
- Zhou, D.**, see Gao, Z., *TCAD Oct. 2020 3144-3148*
- Zhou, D.**, see Gao, Z., *TCAD Oct. 2020 2029-2041*
- Zhou, J.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Zhou, J.**, see Ma, Y., *TCAD Jan. 2020 88-100*
- Zhou, J.**, see Cao, K., *TCAD Oct. 2020 2095-2108*
- Zhou, J.**, see Cui, Y., *TCAD Oct. 2020 1987-1999*
- Zhou, J.**, see Ma, Y., *TCAD Oct. 2020 2218-2229*
- Zhou, M.**, Prodromou, A., Wang, R., Yang, H., Qian, D., and Tullsen, D., Temperature-Aware DRAM Cache Management—Relaxing Thermal Constraints in 3-D Systems; *TCAD Oct. 2020 1973-1986*
- Zhou, R.**, see Li, Y., *TCAD Oct. 2020 2640-2653*
- Zhou, S.**, Guo, Q., Du, Z., Liu, D., Chen, T., Li, L., Liu, S., Zhou, J., Temam, O., Feng, X., Zhou, X., and Chen, Y., ParaML: A Polyvalent Multicore Accelerator for Machine Learning; *TCAD Sept. 2020 1764-1777*
- Zhou, X.**, see Zhou, S., *TCAD Sept. 2020 1764-1777*
- Zhou, X.**, see Wang, X., *TCAD Nov. 2020 4290-4302*
- Zhou, X.**, Li, S., and Feng, Y., Quantum Circuit Transformation Based on Simulated Annealing and Heuristic Search; *TCAD Dec. 2020 4683-4694*
- Zhou, Z.**, see Qian, J., *TCAD Jan. 2020 267-271*
- Zhou, Z.**, Fu, C., Xue, C.J., and Han, S., Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems; *TCAD Oct. 2020 2293-2306*
- Zhu, J.**, Sun, G., Zhang, X., Zhang, C., Zhang, W., Liang, Y., Wang, T., Chen, Y., and Di, J., Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses; *TCAD Oct. 2020 2279-2292*
- Zhu, P.**, Guan, Z., and Cheng, X., A Dynamic Look-Ahead Heuristic for the Qubit Mapping Problem of NISQ Computers; *TCAD Dec. 2020 4721-4735*
- Zhu, Q.**, see Huang, C., *TCAD Nov. 2020 3323-3335*
- Zhu, W.**, see Wu, S., *TCAD Dec. 2020 4587-4600*
- Zhu, W.**, see Zhu, Z., *TCAD Dec. 2020 5128-5141*
- Zhu, Y.**, Huang, X., Li, B., Ho, T., Wang, Q., Yao, H., Wille, R., and Schlichtmann, U., Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips; *TCAD Oct. 2020 2489-2502*
- Zhu, Z.**, Chen, J., Zhu, W., and Chang, Y., Mixed-Cell-Height Legalization Considering Technology and Region Constraints; *TCAD Dec. 2020 5128-5141*
- Zhu, Z.**, Zhang, W., Chaturvedi, V., and Singh, A.K., Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model; *TCAD March 2020 686-699*
- Zhuge, Q.**, see Jiang, W., *TCAD Dec. 2020 4805-4815*
- Zhuo, C.**, see Tida, U.R., *TCAD Feb. 2020 281-293*
- Zhuo, C.**, Luo, S., Gan, H., Hu, J., and Shi, Z., Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices; *TCAD July 2020 1498-1510*
- Zhuo, C.**, see Gao, D., *TCAD Dec. 2020 5011-5024*
- Zhuo, C.**, see Deng, J., *TCAD Oct. 2020 3123-3127*
- Zia, S.**, see Khalid, F., *TCAD Nov. 2020 3748-3761*
- Zigerelli, A.**, see Li, C., *TCAD Jan. 2020 75-87*
- Zoni, D.**, see Barengi, A., *TCAD Sept. 2020 1778-1791*
- Zou, A.**, Leng, J., He, X., Zu, Y., Gill, C.D., Reddi, V.J., and Zhang, X., Voltage-Stacked Power Delivery Systems: Reliability, Efficiency, and Power Management; *TCAD Dec. 2020 5142-5155*
- Zou, C.**, see Su, S., *TCAD March 2020 654-669*
- Zu, Y.**, see Zou, A., *TCAD Dec. 2020 5142-5155*
- Zufferey, D.**, see Majumdar, R., *TCAD Nov. 2020 3215-3226*
- Zufferey, D.**, see Pirron, M., *TCAD Nov. 2020 3227-3238*
- Zulehner, A.**, see Niemann, P., *TCAD Dec. 2020 4657-4668*
- Zuo, P.**, see Guo, Y., *TCAD Jan. 2020 62-74*
- Zuzak, M.**, see Chakrabarty, A., *TCAD Oct. 2020 1952-1972*

## Subject Index

### Numeric

#### III-V semiconductors

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

### A

#### Access protocols

Architecting Effectual Computation for Machine Learning Accelerators. *Lu, H.*, +, *TCAD Oct. 2020 2654-2667*

#### Active filters

Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J.*, +, *TCAD June 2020 1258-1271*

#### Adders

A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*

Logic Synthesis of Approximate Circuits. *Venkataramani, S.*, +, *TCAD Oct. 2020 2503-2515*

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*

#### Aging

Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbacha, S.*, +, *TCAD April 2020 885-894*

Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R.*, +, *TCAD Nov. 2020 3519-3530*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y.*, +, *TCAD Dec. 2020 4707-4720*

NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L.*, +, *TCAD Oct. 2020 3000-3011*

Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information. *Ebrahimi, M.*, +, *TCAD Oct. 2020 2976-2989*

**AI chips**

SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H., +, TCAD Nov. 2020 4191-4204*

**Aircraft communication**

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z., +, TCAD Jan. 2020 185-198*

**Aircraft power systems**

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P., +, TCAD Oct. 2020 2109-2123*

**Algebra**

Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors. *Ruchkin, I., +, TCAD Nov. 2020 3288-3299*

Overcoming the Tradeoff Between Accuracy and Compactness in Decision Diagrams for Quantum Computation. *Niemann, P., +, TCAD Dec. 2020 4657-4668*

Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. *Wang, X., +, TCAD Oct. 2020 2735-2748*

Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M., +, TCAD June 2020 1346-1357*

**Aluminum compounds**

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A., +, TCAD March 2020 552-559*

**Analog integrated circuits**

An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y., +, TCAD Oct. 2020 2640-2653*

An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z., +, TCAD Dec. 2020 4325-4337*

Dynamic Test Stimulus Adaptation for Analog/RF Circuits Using Booleanized Models Extracted From Hardware. *Deyati, S., +, TCAD Oct. 2020 2006-2019*

Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A., +, TCAD May 2020 966-976*

Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP. *Patyal, A., +, TCAD Dec. 2020 5056-5068*

FUZY: A Fuzzy  $c$ -Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A., +, TCAD Jan. 2020 1-13*

**Analog-digital conversion**

An Algorithm for the Search of a Low Capacitor Count DAC Switching Scheme for SAR ADCs. *Pilipko, M.M., +, TCAD Dec. 2020 5309-5313*

Gradient Error Compensation in SC-MDACs. *Mohapatra, S., +, TCAD Dec. 2020 4359-4374*

NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W., +, TCAD Sept. 2020 1841-1854*

PASTEL: Parasitic Matching-Driven Placement and Routing of Capacitor Arrays With Generalized Ratios in Charge-Redistribution SAR-ADCs. *Ding, Y.X., +, TCAD July 2020 1372-1385*

**Analytical models**

Correction to "Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability". *Xu, C., +, TCAD Jan. 2020 277*

**Antenna arrays**

A Hardware Generator for SORN Arithmetic. *Rust, J., +, TCAD Dec. 2020 4842-4853*

**Antimony compounds**

Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device. *Durai, S., +, TCAD Sept. 2020 1834-1840*

**Application program interfaces**

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G., +, TCAD Nov. 2020 3492-3505*

**Application specific integrated circuits**

A Novel Area-Power Efficient Design for Approximated Small-Point FFT Architecture. *Han, X., +, TCAD Dec. 2020 4816-4827*

A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T., +, TCAD Oct. 2020 2475-2488*

Allocating One Common ACC-Rich Platform for Many Streaming Applications. *Zhang, J., +, TCAD Dec. 2020 5156-5169*

FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V., +, TCAD Nov. 2020 3577-3588*

GAAS: An Efficient Group Associated Architecture and Scheduler Module for Sparse CNN Accelerators. *Wang, J., +, TCAD Dec. 2020 5170-5182*

M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A., +, TCAD Dec. 2020 4760-4776*

NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L., +, TCAD Oct. 2020 3000-3011*

Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows. *Liu, S., +, TCAD Oct. 2020 2615-2627*

**Approximation theory**

A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis. *Su, S., +, TCAD March 2020 654-669*

ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification. *Wu, Y., +, TCAD July 2020 1470-1483*

An Efficient and Accurate Time Step Control Method for Power Device Transient Simulation Utilizing Dominant Time Constant Approximation. *Kumashiro, S., +, TCAD Feb. 2020 451-463*

Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P., +, TCAD May 2020 1109-1122*

ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods. *Zhang, Q., +, TCAD May 2020 991-1002*

Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C., +, TCAD Nov. 2020 3323-3335*

Logic Synthesis of Approximate Circuits. *Venkataramani, S., +, TCAD Oct. 2020 2503-2515*

Risk-5: Controlled Approximations for RISC-V. *Felzmann, I., +, TCAD Nov. 2020 4052-4063*

Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D., +, TCAD Feb. 2020 346-358*

Safety Verification for Random Ordinary Differential Equations. *Xue, B., +, TCAD Nov. 2020 4090-4101*

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O., +, TCAD Oct. 2020 2558-2571*

**Array signal processing**

UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting. *Bernardo, P.P., +, TCAD Nov. 2020 4240-4251*

**Artificial bee colony algorithm**

Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X., +, TCAD Nov. 2020 3918-3930*

**Artificial satellites**

Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust. *Stock, G., +, TCAD Nov. 2020 3762-3773*

**Asynchronous circuits**

Automating the Design of Asynchronous Logic Control for AMS Electronics. *Sokolov, D., +, TCAD May 2020 952-965*

Exact Timing Analysis for Asynchronous Circuits With Multiple Periods. *Manohar, R., TCAD Oct. 2020 3134-3138*

Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y., +, TCAD Dec. 2020 4426-4438*

Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multi-core Architectures. *Wang, H., +, TCAD Nov. 2020 3787-3798*

**Automata theory**

Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M., +, TCAD Nov. 2020 4006-4017*

Scenario-Based Online Reachability Validation for CPS Fault Prediction. *Bu, L., +, TCAD Oct. 2020 2081-2094*

**Automatic test equipment**

NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L., +, TCAD Oct. 2020 3000-3011*

**Automatic test pattern generation**

A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs. *Andrade, G.A.G., +, TCAD Dec. 2020 5295-5303*

An Automatic Test Pattern Generation Method for Multiple Stuck-At Faults by Incrementally Extending the Test Patterns. *Wang, P., +, TCAD Oct. 2020 2990-2999*

Broadside Tests for Transition and Stuck-At Faults. *Pomeranz, I., TCAD Aug. 2020 1739-1743*

Deterministic Stellar BIST for Automotive ICs. *Liu, Y., +, TCAD Aug. 2020 1699-1710*

Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run. *Kung, Y., +, TCAD June 2020 1340-1345*

Globally Functional Transparent-Scan Sequences. *Pomeranz, I., TCAD Oct. 2020 3012-3022*

GPGPU-Based ATPG System: Myth or Reality?. *Lai, L., +, TCAD Jan. 2020 239-247*

Low Cost Hypercompression of Test Data. *Huang, Y., +, TCAD Oct. 2020 2964-2975*

New Targets for Diagnostic Test Generation. *Pomeranz, I., TCAD Oct. 2020 3035-3043*

Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y., +, TCAD March 2020 714-727*

Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C., +, TCAD Oct. 2020 2530-2543*

**Automatic test software**

Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y., +, TCAD March 2020 714-727*

**Automotive electronics**

Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P., +, TCAD May 2020 1109-1122*

Deterministic Stellar BIST for Automotive ICs. *Liu, Y., +, TCAD Aug. 2020 1699-1710*

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K., +, TCAD Nov. 2020 3698-3710*

Security-Aware Obfuscated Priority Assignment for CAN FD Messages in Real-Time Parallel Automotive Applications. *Xie, G., +, TCAD Dec. 2020 4413-4425*

**Autonomous aerial vehicles**

Energy-Efficient Real-Time UAV Object Detection on Embedded Platforms. *Deng, J., +, TCAD Oct. 2020 3123-3127*

Hydrone: Reconfigurable Energy Storage for UAV Applications. *Kim, J., +, TCAD Nov. 2020 3686-3697*

**Avionics**

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S., +, TCAD Oct. 2020 2307-2318*

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z., +, TCAD Jan. 2020 185-198*

**B****Backpropagation**

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y., +, TCAD Dec. 2020 4707-4720*

NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A., +, TCAD Nov. 2020 3833-3841*

**Band-pass filters**

An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y., +, TCAD Oct. 2020 2640-2653*

**Bandwidth allocation**

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H., +, TCAD Nov. 2020 3348-3360*

**Battery management systems**

Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning. *Jeon, S., +, TCAD Nov. 2020 3893-3905*

Optrone: Maximizing Performance and Energy Resources of Drone Batteries. *Kim, J., +, TCAD Nov. 2020 3931-3943*

**Battery powered vehicles**

Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning. *Jeon, S., +, TCAD Nov. 2020 3893-3905*

**Bayes methods**

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D., +, TCAD Oct. 2020 2772-2783*

Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations. *Cui, C., +, TCAD Dec. 2020 4958-4970*

Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z., +, TCAD Oct. 2020 3144-3148*

Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z., +, TCAD Oct. 2020 2029-2041*

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J., +, TCAD Feb. 2020 547-551*

SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing. *Jia, X., +, TCAD April 2020 789-802*

**Benchmark testing**

Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C., +, TCAD Nov. 2020 4166-4178*

**Big Data**

Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I., +, TCAD Sept. 2020 1750-1763*

**Biochemistry**

IJTAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z., +, TCAD Dec. 2020 4921-4934*

Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G., +, TCAD Oct. 2020 2696-2707*

Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip. *Bhattacharjee, S., +, TCAD April 2020 816-829*

Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C., +, TCAD Oct. 2020 2530-2543*

Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. *Huang, X., +, TCAD June 2020 1314-1327*

**Biological techniques**

Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q., +, TCAD March 2020 613-625*

Multitarget Sample Preparation Using MEDA Biochips. *Liang, T., +, TCAD Oct. 2020 2682-2695*

Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M., +, TCAD Dec. 2020 4908-4920*

**Biomedical communication**

NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A., +, TCAD Nov. 2020 3833-3841*

**Biomedical electronics**

Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T., +, TCAD Nov. 2020 3531-3543*

**BioMEMS**

An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y., +, TCAD Feb. 2020 359-372*

Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing. *Grimmer, A., +, TCAD Feb. 2020 387-396*

Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T., +, TCAD Nov. 2020 3531-3543*

IJTAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z., +, TCAD Dec. 2020 4921-4934*

Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q., +, TCAD March 2020 613-625*

Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L., +, TCAD Oct. 2020 2708-2721*

Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W., +, TCAD Oct. 2020 2544-2557*

Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y., +, TCAD Oct. 2020 2489-2502*

- Multitarget Sample Preparation Using MEDA Biochips. *Liang, T.*, +, *TCAD Oct. 2020 2682-2695*
- Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G.*, +, *TCAD Oct. 2020 2696-2707*
- Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip. *Bhattacharjee, S.*, +, *TCAD April 2020 816-829*
- Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. *Tang, J.*, +, *TCAD Jan. 2020 171-184*
- Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C.*, +, *TCAD Oct. 2020 2530-2543*
- Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. *Huang, X.*, +, *TCAD June 2020 1314-1327*
- Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M.*, +, *TCAD Dec. 2020 4908-4920*
- URBER: Ultrafast Rule-Based Escape Routing Method for Large-Scale Sample Delivery Biochips. *Weng, J.*, +, *TCAD Jan. 2020 157-170*
- Biometrics (access control)**
- ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture. *Cordeiro, R.*, +, *TCAD Nov. 2020 3373-3384*
- Biosensors**
- Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T.*, +, *TCAD Nov. 2020 3531-3543*
- Boolean algebra**
- Dynamic Test Stimulus Adaptation for Analog/RF Circuits Using Booleanized Models Extracted From Hardware. *Deyati, S.*, +, *TCAD Oct. 2020 2006-2019*
- Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans. *Liden Eddeland, J.*, +, *TCAD Dec. 2020 5247-5260*
- Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*
- Boolean functions**
- A New Necessary Condition for Threshold Function Identification. *Lin, C.*, +, *TCAD Dec. 2020 5304-5308*
- Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z.*, +, *TCAD Aug. 2020 1621-1634*
- ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification. *Wu, Y.*, +, *TCAD July 2020 1470-1483*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*
- MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S.*, +, *TCAD May 2020 1123-1136*
- Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*
- Reducing Interpolant Circuit Size Through SAT-Based Weakening. *Cabodi, G.*, +, *TCAD July 2020 1524-1531*
- SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism. *Haaswijk, W.*, +, *TCAD April 2020 871-884*
- Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S.*, +, *TCAD Aug. 2020 1591-1606*
- Structured Decomposition for Reversible Boolean Functions. *Jiang, J.*, +, *TCAD Oct. 2020 2410-2421*
- The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M.*, +, *TCAD Aug. 2020 1577-1590*
- Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J.*, +, *TCAD Feb. 2020 308-320*
- Boundary scan testing**
- Functional Broadside Tests Under Broadcast Scan. *Pomeranz, I.*, *TCAD Oct. 2020 3139-3143*
- Globally Functional Transparent-Scan Sequences. *Pomeranz, I.*, *TCAD Oct. 2020 3012-3022*
- Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y.*, +, *TCAD March 2020 714-727*
- Boundary-elements methods**
- Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm. *Yang, M.*, +, *TCAD April 2020 946-951*
- Buffer circuits**
- Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*
- Enhancing Network-on-Chip Performance by Reusing Trace Buffers. *Jindal, N.*, +, *TCAD April 2020 922-935*
- Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*
- Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*
- Buffer storage**
- Efficient Return Address Verification Based on Dislocated Stack. *Li, J.*, +, *TCAD Nov. 2020 3398-3407*
- Built-in self test**
- An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A.*, +, *TCAD Oct. 2020 3056-3066*
- Automated Testing Flow: The Present and the Future. *Portolan, M.*, *TCAD Oct. 2020 2952-2963*
- Deterministic Stellar BIST for Automotive ICs. *Liu, Y.*, +, *TCAD Aug. 2020 1699-1710*
- Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A.*, +, *TCAD May 2020 966-976*
- Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P.*, +, *TCAD Feb. 2020 464-477*
- Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*
- C**
- C++ language**
- Automated Nonintrusive Analysis of Electronic System Level Designs. *Goli, M.*, +, *TCAD Feb. 2020 492-505*
- FlexFloat: A Software Library for Transprecision Computing. *Tagliavini, G.*, +, *TCAD Jan. 2020 145-156*
- On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment. *El-Ashry, S.*, +, *TCAD May 2020 1137-1150*
- Cache storage**
- A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory. *Guo, Y.*, +, *TCAD Jan. 2020 62-74*
- A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories. *Feng, D.*, +, *TCAD Oct. 2020 2516-2529*
- A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*
- Aging Capacitor Supported Cache Management Scheme for Solid-State Drives. *Gao, C.*, +, *TCAD Oct. 2020 2230-2239*
- An Efficient Directory Entry Lookup Cache With Prefix-Awareness for Mobile Devices. *Shen, Z.*, +, *TCAD Dec. 2020 4575-4586*
- Boosting User Experience via Foreground-Aware Cache Management in UFS Mobile Devices. *Wu, C.*, +, *TCAD Nov. 2020 3263-3275*
- CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*
- CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation. *Hosseini Monazzah, A.M.*, +, *TCAD Dec. 2020 4385-4398*
- Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification. *Andrade, G.A.G.*, +, *TCAD March 2020 728-741*
- DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices. *Ganfure, G.O.*, +, *TCAD Nov. 2020 3311-3322*
- Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. *Kuan, K.*, +, *TCAD June 2020 1328-1339*
- Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*
- Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M.*, +, *TCAD Nov. 2020 3544-3554*
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*



- FRF: Toward Warp-Scheduler Friendly STT-RAM/DRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q., +, TCAD Oct. 2020 2396-2409*
- Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I., +, TCAD Sept. 2020 1750-1763*
- Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F., +, TCAD Nov. 2020 3627-3637*
- Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q., +, TCAD Nov. 2020 3638-3649*
- HPE: Hierarchical Page Eviction Policy for Unified Memory in GPUs. *Yu, Q., +, TCAD Oct. 2020 2461-2474*
- Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities. *Swamy Saranam Chongala, S.R., +, TCAD Nov. 2020 3881-3892*
- Patch-Based Data Management for Dual-Copy Buffers in RAID-Enabled SSDs. *Li, J., +, TCAD Nov. 2020 3956-3967*
- Polyhedral Compilation for Racetrack Memories. *Khan, A.A., +, TCAD Nov. 2020 3968-3980*
- Scope-Aware Useful Cache Block Calculation for Cache-Related Pre-Emission Delay Analysis With Set-Associative Data Caches. *Zhang, W., +, TCAD Oct. 2020 2333-2346*
- SEAL: User Experience-Aware Two-Level Swap for Mobile Devices. *Li, C., +, TCAD Nov. 2020 4102-4114*
- Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S., +, TCAD Dec. 2020 4635-4644*
- Temperature-Aware DRAM Cache Management—Relaxing Thermal Constraints in 3-D Systems. *Zhou, M., +, TCAD Oct. 2020 1973-1986*
- Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M., +, TCAD Nov. 2020 4217-4228*
- UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache. *Zhang, Z., +, TCAD Sept. 2020 1792-1805*
- When Storage Response Time Catches Up With Overall Context Switch Overhead, What Is Next?. *Wu, C., +, TCAD Nov. 2020 4266-4277*
- CAD**
- A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding. *Wang, H., +, TCAD Oct. 2020 2152-2165*
- iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W., +, TCAD Aug. 2020 1662-1673*
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V., +, TCAD Feb. 2020 397-410*
- Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems. *Voigt, A., +, TCAD Aug. 2020 1635-1648*
- Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging. *Patnaik, S., +, TCAD Dec. 2020 4466-4481*
- Calibration**
- ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods. *Zhang, Q., +, TCAD May 2020 991-1002*
- Cameras**
- Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S., +, TCAD Nov. 2020 3458-3466*
- Cancer**
- An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y., +, TCAD Feb. 2020 359-372*
- Capacitance**
- Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm. *Yang, M., +, TCAD April 2020 946-951*
- Capacitance measurement**
- A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y., +, TCAD Feb. 2020 506-519*
- Capacitors**
- PASTEL: Parasitic Matching-Driven Placement and Routing of Capacitor Arrays With Generalized Ratios in Charge-Redistribution SAR-ADCs. *Ding, Y.X., +, TCAD July 2020 1372-1385*
- Power Delivery Exploration Methodology Based on Constrained Optimization. *Bairamkulov, R., +, TCAD Sept. 2020 1916-1924*
- Carbon nanotubes**
- Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q., +, TCAD March 2020 613-625*
- Celestial mechanics**
- Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust. *Stock, G., +, TCAD Nov. 2020 3762-3773*
- Cellular automata**
- SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y., +, TCAD Oct. 2020 2749-2760*
- Cellular biophysics**
- An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y., +, TCAD Feb. 2020 359-372*
- Chaos**
- High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C., +, TCAD Aug. 2020 1649-1661*
- Charge pump circuits**
- An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X., +, TCAD Dec. 2020 4999-5010*
- Chebyshev filters**
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y., +, TCAD Oct. 2020 2640-2653*
- Checkpointing**
- A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C., +, TCAD Jan. 2020 75-87*
- Enabling Failure-Resilient Intermittent Systems Without Runtime Checkpointing. *Chen, W., +, TCAD Dec. 2020 4399-4412*
- Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C., +, TCAD Nov. 2020 3479-3491*
- Circuit CAD**
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y., +, TCAD Oct. 2020 2640-2653*
- Compact Topology-Aware Bus Routing for Design Regularity. *Kim, D., +, TCAD Aug. 2020 1744-1749*
- M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A., +, TCAD Dec. 2020 4760-4776*
- Mixed-Cell-Height Legalization Considering Technology and Region Constraints. *Zhu, Z., +, TCAD Dec. 2020 5128-5141*
- Obstacle-Avoiding Open-Net Connector With Precise Shortest Distance Estimation. *Fang, G., +, TCAD May 2020 1096-1108*
- Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits - Part I. *Viale, B., +, TCAD Oct. 2020 3067-3080*
- Circuit feedback**
- Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J., +, TCAD June 2020 1258-1271*
- Circuit layout**
- High Frequency Meminductor Emulator Employing VDTA and its Application. *Vista, J., +, TCAD Oct. 2020 2020-2028*
- Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems. *Chen, S., +, TCAD Jan. 2020 199-212*
- Circuit layout CAD**
- Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y., +, TCAD March 2020 675-685*
- Circuit optimization**
- A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T., +, TCAD Oct. 2020 2475-2488*

- A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y.*, +, *TCAD Oct. 2020 2640-2653*
- Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M.*, +, *TCAD Oct. 2020 2588-2601*
- FUZY: A Fuzzy  $c$ -Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A.*, +, *TCAD Jan. 2020 1-13*
- LOOPlock: Logic Optimization-Based Cyclic Logic Locking. *Chiang, H.*, +, *TCAD Oct. 2020 2178-2191*
- Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. *Zhang, L.*, +, *TCAD Oct. 2020 2124-2137*
- Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K.*, +, *TCAD Feb. 2020 478-491*
- Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*
- Support-Reducing Decomposition for FPGA Mapping. *Machado, L.*, +, *TCAD Jan. 2020 213-224*
- Synthesis of mm-Wave Wideband Receivers in 28-nm CMOS Technology for Automotive Radar Applications. *Passos, F.*, +, *TCAD Dec. 2020 4375-4384*
- Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory. *Wang, Y.*, +, *TCAD Dec. 2020 4611-4622*
- Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*
- Circuit reliability**
- An Analytical Model for Hot Carrier Induced Long-Term Degradation in Power Amplifiers. *Eslahi, H.*, +, *TCAD Oct. 2020 2000-2005*
- Approximation Attacks on Strong PUFs. *Shi, J.*, +, *TCAD Oct. 2020 2138-2151*
- BlockHammer: Improving Flash Reliability by Exploiting Process Variation Aware Proactive Failure Prediction. *Ma, R.*, +, *TCAD Dec. 2020 4563-4574*
- Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach. *Rohanipoor, M.R.*, +, *TCAD May 2020 1059-1072*
- Circuit simulation**
- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y.*, +, *TCAD Oct. 2020 2640-2653*
- Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T.*, +, *TCAD Dec. 2020 4338-4350*
- Power Delivery Exploration Methodology Based on Constrained Optimization. *Bairamkulov, R.*, +, *TCAD Sept. 2020 1916-1924*
- Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*
- Circuit switching**
- Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. *Pomeranz, I.*, *TCAD April 2020 936-945*
- Circuit testing**
- Dynamic Test Stimulus Adaptation for Analog/RF Circuits Using Booleanized Models Extracted From Hardware. *Deyati, S.*, +, *TCAD Oct. 2020 2006-2019*
- Circuit tuning**
- A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*
- Clock distribution networks**
- Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. *Tida, U.R.*, +, *TCAD Feb. 2020 281-293*
- Clocks**
- A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T.*, +, *TCAD Oct. 2020 2475-2488*
- Clock-Aware Placement for Large-Scale Heterogeneous FPGAs. *Chen, J.*, +, *TCAD Dec. 2020 5042-5055*
- NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L.*, +, *TCAD Oct. 2020 3000-3011*
- Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*
- Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K.*, +, *TCAD Feb. 2020 478-491*
- Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*
- Cloud computing**
- Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing. *Cao, K.*, +, *TCAD Oct. 2020 2095-2108*
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*
- Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices. *Li, G.*, +, *TCAD Nov. 2020 3614-3626*
- Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I.*, +, *TCAD Sept. 2020 1750-1763*
- H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*
- VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D.*, +, *TCAD Nov. 2020 4252-4265*
- CMOS digital integrated circuits**
- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*
- CMOS integrated circuits**
- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*
- Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbacha, S.*, +, *TCAD April 2020 885-894*
- Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements. *Al-Daloo, M.*, +, *TCAD Oct. 2020 2722-2734*
- An Algorithm for the Search of a Low Capacitor Count DAC Switching Scheme for SAR ADCs. *Pilipko, M.M.*, +, *TCAD Dec. 2020 5309-5313*
- Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J.*, +, *TCAD June 2020 1258-1271*
- From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*
- Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run. *Kung, Y.*, +, *TCAD June 2020 1340-1345*
- Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P.*, +, *TCAD Feb. 2020 464-477*
- M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A.*, +, *TCAD Dec. 2020 4760-4776*
- NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*
- Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*
- Synthesis of mm-Wave Wideband Receivers in 28-nm CMOS Technology for Automotive Radar Applications. *Passos, F.*, +, *TCAD Dec. 2020 4375-4384*
- CMOS logic circuits**
- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*

- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*
- Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*
- Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S.*, +, *TCAD Aug. 2020 1591-1606*
- Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*
- CMOS memory circuits**
- Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*
- Collision avoidance**
- Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y.*, +, *TCAD March 2020 675-685*
- Combinational circuits**
- Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach. *Rohanipoor, M.R.*, +, *TCAD May 2020 1059-1072*
- Multicycle Broadside and Skewed-Load Tests for Test Compaction. *Pomeranz, I.*, *TCAD Jan. 2020 262-266*
- Parallel Combinational Equivalence Checking. *Possani, V.N.*, +, *TCAD Oct. 2020 3081-3092*
- SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*
- Compensation**
- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*
- Compressed sensing**
- A First Study of Compressive Sensing for Side-Channel Leakage Sampling. *Ou, C.*, +, *TCAD Oct. 2020 2166-2177*
- Computability**
- Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K.*, +, *TCAD Aug. 2020 1607-1620*
- Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits. *Ding, J.*, +, *TCAD May 2020 1045-1058*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*
- Logic Locking With Provable Security Against Power Analysis Attacks. *Sengupta, A.*, +, *TCAD April 2020 766-778*
- PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability. *Shabani, A.*, +, *TCAD Jan. 2020 25-33*
- Reducing Interpolant Circuit Size Through SAT-Based Weakening. *Cabodi, G.*, +, *TCAD July 2020 1524-1531*
- Reverse Engineering for 2.5-D Split Manufactured ICs. *Wang, W.*, +, *TCAD Oct. 2020 3128-3133*
- SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism. *Haaswijk, W.*, +, *TCAD April 2020 871-884*
- Searching for Bugs Using Probabilistic Suspect Implications. *Veira, N.*, +, *TCAD Dec. 2020 5267-5280*
- Speeding Up Functional Timing Analysis by Concise Formulation of Timed Characteristic Functions. *Wu, D.C.*, +, *TCAD Dec. 2020 5281-5294*
- Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S.*, +, *TCAD Aug. 2020 1591-1606*
- The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M.*, +, *TCAD Aug. 2020 1577-1590*
- Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M.*, +, *TCAD June 2020 1346-1357*
- Computational complexity**
- An Extended Nonstrict Partially Ordered Set-Based Configurable Linear Sorter on FPGAs. *Li, D.*, +, *TCAD May 2020 1031-1044*
- Broadside Tests for Transition and Stuck-At Faults. *Pomeranz, I.*, *TCAD Aug. 2020 1739-1743*
- Capacity Augmentation Function for Real-Time Parallel Tasks With Constrained Deadlines Under GEDF Scheduling. *Sun, J.*, +, *TCAD Dec. 2020 4537-4548*
- Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*
- Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems. *Sun, J.*, +, *TCAD Nov. 2020 3385-3397*
- Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M.*, +, *TCAD Oct. 2020 2588-2601*
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*
- Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments. *Li, Z.*, +, *TCAD July 2020 1386-1399*
- On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography. *Guo, D.*, +, *TCAD June 2020 1205-1216*
- Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks Over Finite Fields. *Xu, W.*, +, *TCAD Dec. 2020 4894-4907*
- SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm. *Chen, G.*, +, *TCAD June 2020 1217-1230*
- Scenario-Based Online Reachability Validation for CPS Fault Prediction. *Bu, L.*, +, *TCAD Oct. 2020 2081-2094*
- Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*
- Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*
- Computational modeling**
- Correction to "Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability". *Xu, C.*, +, *TCAD Jan. 2020 277*
- Computer architecture**
- Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*
- Computer centers**
- A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*
- H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*
- Computer crime**
- Keystone: A Disquisition on Logic Locking. *Chakraborty, A.*, +, *TCAD Oct. 2020 1952-1972*
- Computer debugging**
- Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*
- Computer interfaces**
- Design of a Host Interface Logic for GC-Free SSDs. *Jung, M.*, +, *TCAD Aug. 2020 1674-1687*
- Computer network reliability**
- Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments. *Li, Z.*, +, *TCAD July 2020 1386-1399*
- Computer network security**
- Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming. *Wang, J.*, +, *TCAD Nov. 2020 3276-3287*
- Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs. *Charles, S.*, +, *TCAD Dec. 2020 4510-4523*
- Computer networks**
- Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z.*, +, *TCAD Oct. 2020 2293-2306*
- Computer vision**
- Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA. *Shen, J.*, +, *TCAD July 2020 1442-1455*

- VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D.*, +, *TCAD Nov. 2020 4252-4265*
- Computerized monitoring**
- Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*
- Constraint theory**
- Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation. *Zhang, Z.*, +, *TCAD Nov. 2020 3674-3685*
- Content-addressable storage**
- ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory. *Li, H.*, +, *TCAD Nov. 2020 4030-4041*
- Continuous time systems**
- PAC Model Checking of Black-Box Continuous-Time Dynamical Systems. *Xue, B.*, +, *TCAD Nov. 2020 3944-3955*
- Control engineering computing**
- Automated Controller and Sensor Configuration Synthesis Using Dimensional Analysis. *Pirron, M.*, +, *TCAD Nov. 2020 3227-3238*
- Exploring Edge Computing for Multitier Industrial Control. *Ma, Y.*, +, *TCAD Nov. 2020 3506-3518*
- Voltage-Stacked Power Delivery Systems: Reliability, Efficiency, and Power Management. *Zou, A.*, +, *TCAD Dec. 2020 5142-5155*
- Control system synthesis**
- Automated Controller and Sensor Configuration Synthesis Using Dimensional Analysis. *Pirron, M.*, +, *TCAD Nov. 2020 3227-3238*
- Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*
- Controller area networks**
- Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P.*, +, *TCAD May 2020 1109-1122*
- INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K.*, +, *TCAD Nov. 2020 3698-3710*
- Security-Aware Obfuscated Priority Assignment for CAN FD Messages in Real-Time Parallel Automotive Applications. *Xie, G.*, +, *TCAD Dec. 2020 4413-4425*
- Controllers**
- Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. *Deng, D.*, +, *TCAD Dec. 2020 4496-4509*
- Convergence of numerical methods**
- Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A.*, +, *TCAD Jan. 2020 225-238*
- Convex programming**
- Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*
- Convolutional neural nets**
- Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. *Ma, Y.*, +, *TCAD Feb. 2020 424-437*
- Binarizing Weights Wisely for Edge Intelligence: Guide for Partial Binarization of Deconvolution-Based Generators. *Liu, J.*, +, *TCAD Dec. 2020 4748-4759*
- DNMVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y.*, +, *TCAD Oct. 2020 2668-2681*
- DSP-Efficient Hardware Acceleration of Convolutional Neural Network Inference on FPGAs. *Wang, D.*, +, *TCAD Dec. 2020 4867-4880*
- Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*
- Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning. *Wu, Y.*, +, *TCAD Nov. 2020 3445-3457*
- Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S.*, +, *TCAD Nov. 2020 3458-3466*
- Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. *Liang, Y.*, +, *TCAD April 2020 857-870*
- FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs. *Li, F.*, +, *TCAD Nov. 2020 3589-3600*
- GAAS: An Efficient Group Associated Architecture and Scheduler Module for Sparse CNN Accelerators. *Wang, J.*, +, *TCAD Dec. 2020 5170-5182*
- High-Throughput CNN Inference on Embedded ARM Big.LITTLE Multi-core Processors. *Wang, S.*, +, *TCAD Oct. 2020 2254-2267*
- Low Bit-Width Convolutional Neural Network on RRAM. *Cai, Y.*, +, *TCAD July 2020 1414-1427*
- MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S.*, +, *TCAD May 2020 1123-1136*
- NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A.*, +, *TCAD Nov. 2020 3833-3841*
- Performance Modeling for CNN Inference Accelerators on FPGA. *Ma, Y.*, +, *TCAD April 2020 843-856*
- Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks Over Finite Fields. *Xu, W.*, +, *TCAD Dec. 2020 4894-4907*
- Safe Overclocking for CNN Accelerators Through Algorithm-Level Error Detection. *Marty, T.*, +, *TCAD Dec. 2020 4777-4790*
- SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L.*, +, *TCAD Jan. 2020 117-130*
- Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA. *Shen, J.*, +, *TCAD July 2020 1442-1455*
- TraNNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*
- WinDConv: A Fused Datapath CNN Accelerator for Power-Efficient Edge Devices. *Mahale, G.*, +, *TCAD Nov. 2020 4278-4289*
- WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X.*, +, *TCAD Nov. 2020 4290-4302*
- Cooling**
- LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency. *Kaplan, F.*, +, *TCAD April 2020 895-908*
- NPU Thermal Management. *Amrouch, H.*, +, *TCAD Nov. 2020 3842-3855*
- Coprocessors**
- Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V. *De, A.*, +, *TCAD Dec. 2020 4453-4465*
- Swallow: A Versatile Accelerator for Sparse Neural Networks. *Liu, B.*, +, *TCAD Dec. 2020 4881-4893*
- Copy protection**
- Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y.*, +, *TCAD Dec. 2020 4426-4438*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*
- Correlation methods**
- Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z.*, +, *TCAD Oct. 2020 2029-2041*
- Cost reduction**
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning. *Wu, Y.*, +, *TCAD Nov. 2020 3445-3457*
- Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*
- Cryptographic protocols**
- High Performance Modular Multiplication for SIDH. *Liu, W.*, +, *TCAD Oct. 2020 3118-3122*
- Cryptography**
- A First Study of Compressive Sensing for Side-Channel Leakage Sampling. *Ou, C.*, +, *TCAD Oct. 2020 2166-2177*
- A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash. *Cui, A.*, +, *TCAD Dec. 2020 4524-4536*
- A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding. *Wang, H.*, +, *TCAD Oct. 2020 2152-2165*

- A Retrospective on Path ORAM. *Stefanov, E.*, +, *TCAD Aug. 2020 1572-1576*
- Approximation Attacks on Strong PUFs. *Shi, J.*, +, *TCAD Oct. 2020 2138-2151*
- Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K.*, +, *TCAD Aug. 2020 1607-1620*
- Compiler-Based Techniques to Secure Cryptographic Embedded Software Against Side-Channel Attacks. *Agosta, G.*, +, *TCAD Aug. 2020 1550-1554*
- Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R.*, +, *TCAD Nov. 2020 3519-3530*
- FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks. *Lan, Y.*, +, *TCAD Dec. 2020 4791-4804*
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*
- Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V. *De, A.*, +, *TCAD Dec. 2020 4453-4465*
- Logic Locking With Provable Security Against Power Analysis Attacks. *Sengupta, A.*, +, *TCAD April 2020 766-778*
- LOOPLock: Logic Optimization-Based Cyclic Logic Locking. *Chiang, H.*, +, *TCAD Oct. 2020 2178-2191*
- Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*
- Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. *Zhang, L.*, +, *TCAD Oct. 2020 2124-2137*
- MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S.*, +, *TCAD May 2020 1123-1136*
- Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D.*, +, *TCAD Jan. 2020 45-55*
- Robust Secure Shield Architecture for Detection and Protection Against Invasive Attacks. *Lee, Y.*, +, *TCAD Oct. 2020 3023-3034*
- SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage. *Arias, O.*, +, *TCAD Nov. 2020 4078-4089*
- Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks. *Barengi, A.*, +, *TCAD Sept. 2020 1778-1791*
- Table Recomputation-Based Higher-Order Masking Against Horizontal Attacks. *Guo, Z.*, +, *TCAD Jan. 2020 34-44*
- The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M.*, +, *TCAD Aug. 2020 1577-1590*
- The Software/Hardware Co-Design and Implementation of SM2/3/4 Encryption/Decryption and Digital Signature System. *Zheng, X.*, +, *TCAD Oct. 2020 2055-2066*
- Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*
- Current density**
- Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbatcha, S.*, +, *TCAD April 2020 885-894*
- Curve fitting**
- An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z.*, +, *TCAD Dec. 2020 4325-4337*
- Cyber-physical systems**
- Automated Controller and Sensor Configuration Synthesis Using Dimensional Analysis. *Pirron, M.*, +, *TCAD Nov. 2020 3227-3238*
- Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans. *Liden Eddeland, J.*, +, *TCAD Dec. 2020 5247-5260*
- Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems. *Yu, F.*, +, *TCAD Nov. 2020 3555-3565*
- Mining Shape Expressions From Positive Examples. *Bartocci, E.*, +, *TCAD Nov. 2020 3809-3820*
- Online Signal Monitoring With Bounded Lag. *Mamouras, K.*, +, *TCAD Nov. 2020 3868-3880*
- Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*
- Specification-Guided Automated Debugging of CPS Models. *Singh, N.K.*, +, *TCAD Nov. 2020 4142-4153*
- D**
- Data acquisition**
- MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*
- Data analysis**
- Downsizing Without Downgrading: Approximated Dynamic Time Warping on Nonvolatile Memories. *Liu, D.*, +, *TCAD Jan. 2020 131-144*
- Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*
- Data compression**
- A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory. *Guo, Y.*, +, *TCAD Jan. 2020 62-74*
- A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories. *Feng, D.*, +, *TCAD Oct. 2020 2516-2529*
- Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests. *Pomeranz, I.*, *TCAD Dec. 2020 5238-5246*
- Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory. *Wen, W.*, +, *TCAD Oct. 2020 2347-2360*
- Functional Broadside Tests Under Broadcast Scan. *Pomeranz, I.*, *TCAD Oct. 2020 3139-3143*
- LFSR-Based Test Generation for Reduced Fail Data Volume. *Pomeranz, I.*, +, *TCAD Dec. 2020 5261-5266*
- Low Cost Hypercompression of Test Data. *Huang, Y.*, +, *TCAD Oct. 2020 2964-2975*
- Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J.*, +, *TCAD Feb. 2020 547-551*
- SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H.*, +, *TCAD Nov. 2020 4191-4204*
- Data flow computing**
- Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*
- Data flow graphs**
- A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*
- CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs. *Balasubramanian, M.*, +, *TCAD Nov. 2020 3300-3310*
- Estimate and Recompute: A Novel Paradigm for Approximate Computing on Data Flow Graphs. *Gao, M.*, +, *TCAD Feb. 2020 335-345*
- Data handling**
- Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J.*, +, *TCAD Feb. 2020 547-551*
- Data integrity**
- Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory. *Wang, Y.*, +, *TCAD Dec. 2020 4611-4622*
- Data mining**
- Mining Shape Expressions From Positive Examples. *Bartocci, E.*, +, *TCAD Nov. 2020 3809-3820*
- Data privacy**
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*
- Data structures**
- Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z.*, +, *TCAD Aug. 2020 1621-1634*
- Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y.*, +, *TCAD March 2020 675-685*
- Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search. *Chen, G.*, +, *TCAD Sept. 2020 1902-1915*
- iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*

- Risk-5: Controlled Approximations for RISC-V. *Felzmann, I.*, +, *TCAD Nov. 2020 4052-4063*
- Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*
- Data visualization**
- Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits - Part I. *Viale, B.*, +, *TCAD Oct. 2020 3067-3080*
- DC-DC power converters**
- Automating the Design of Asynchronous Logic Control for AMS Electronics. *Sokolov, D.*, +, *TCAD May 2020 952-965*
- Decision theory**
- Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S.*, +, *TCAD Nov. 2020 3458-3466*
- Decision trees**
- Heuristic Methods for Fine-Grain Exploitation of FDSOI. *Fatemi, H.*, +, *TCAD Oct. 2020 2860-2871*
- Deconvolution**
- Binarizing Weights Wisely for Edge Intelligence: Guide for Partial Binarization of Deconvolution-Based Generators. *Liu, J.*, +, *TCAD Dec. 2020 4748-4759*
- RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation. *Li, Z.*, +, *TCAD Dec. 2020 4736-4747*
- Delays**
- Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information. *Ebrahimi, M.*, +, *TCAD Oct. 2020 2976-2989*
- Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. *Pomeranz, I.*, *TCAD April 2020 936-945*
- Design for manufacture**
- BonnCell: Automatic Cell Layout in the 7-nm Era. *Van Cleeff, P.*, +, *TCAD Oct. 2020 2872-2885*
- From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*
- iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*
- SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*
- Design for testability**
- A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash. *Cui, A.*, +, *TCAD Dec. 2020 4524-4536*
- Automated Testing Flow: The Present and the Future. *Portolan, M.*, *TCAD Oct. 2020 2952-2963*
- Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*
- Multicycle Broadside and Skewed-Load Tests for Test Compaction. *Pomeranz, I.*, *TCAD Jan. 2020 262-266*
- Reverse Low-Power Broadside Tests. *Pomeranz, I.*, *TCAD March 2020 742-746*
- Detector circuits**
- Robust Secure Shield Architecture for Detection and Protection Against Invasive Attacks. *Lee, Y.*, +, *TCAD Oct. 2020 3023-3034*
- Dielectric materials**
- Floating Random Walk Capacitance Solver Tackling Conformal Dielectric With On-the-Fly Sampling on Eight-Octant Transition Cubes. *Yang, M.*, +, *TCAD Dec. 2020 4935-4943*
- Differential algebraic equations**
- Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. *Wang, X.*, +, *TCAD Oct. 2020 2735-2748*
- Differential amplifiers**
- Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J.*, +, *TCAD June 2020 1258-1271*
- Differential equations**
- Safety Verification for Random Ordinary Differential Equations. *Xue, B.*, +, *TCAD Nov. 2020 4090-4101*
- Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. *Wang, X.*, +, *TCAD Oct. 2020 2735-2748*
- Diffraction gratings**
- Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T.*, +, *TCAD Dec. 2020 4338-4350*
- Digital arithmetic**
- A Novel Area-Power Efficient Design for Approximated Small-Point FFT Architecture. *Han, X.*, +, *TCAD Dec. 2020 4816-4827*
- Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*
- Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M.*, +, *TCAD June 2020 1346-1357*
- X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*
- Digital circuits**
- A Faithful Binary Circuit Model. *Fugger, M.*, +, *TCAD Oct. 2020 2784-2797*
- Digital integrated circuits**
- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*
- Obstacle-Avoiding Open-Net Connector With Precise Shortest Distance Estimation. *Fang, G.*, +, *TCAD May 2020 1096-1108*
- Parallel Combinational Equivalence Checking. *Possani, V.N.*, +, *TCAD Oct. 2020 3081-3092*
- Digital signal processing chips**
- CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs. *Balasubramanian, M.*, +, *TCAD Nov. 2020 3300-3310*
- DSP-Efficient Hardware Acceleration of Convolutional Neural Network Inference on FPGAs. *Wang, D.*, +, *TCAD Dec. 2020 4867-4880*
- WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X.*, +, *TCAD Nov. 2020 4290-4302*
- Digital signatures**
- The Software/Hardware Co-Design and Implementation of SM2/3/4 Encryption/Decryption and Digital Signature System. *Zheng, X.*, +, *TCAD Oct. 2020 2055-2066*
- Digital-analog conversion**
- An Algorithm for the Search of a Low Capacitor Count DAC Switching Scheme for SAR ADCs. *Pilipko, M.M.*, +, *TCAD Dec. 2020 5309-5313*
- Gradient Error Compensation in SC-MDACs. *Mohapatra, S.*, +, *TCAD Dec. 2020 4359-4374*
- Directed graphs**
- Assertion Ranking Using RTL Source Code Analysis. *Pal, D.*, +, *TCAD Aug. 2020 1711-1724*
- Capacity Augmentation Function for Real-Time Parallel Tasks With Constrained Deadlines Under GEDF Scheduling. *Sun, J.*, +, *TCAD Dec. 2020 4537-4548*
- DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y.*, +, *TCAD Oct. 2020 2668-2681*
- Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*
- Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems. *Sun, J.*, +, *TCAD Nov. 2020 3385-3397*
- Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A.*, +, *TCAD July 2020 1456-1469*
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm. *Chen, G.*, +, *TCAD June 2020 1217-1230*
- SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism. *Haaswijk, W.*, +, *TCAD April 2020 871-884*
- Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits - Part I. *Viale, B.*, +, *TCAD Oct. 2020 3067-3080*
- Schedulability Analysis of Engine Control Systems With Dynamic Switching Speeds. *Liu, Y.*, +, *TCAD Oct. 2020 2067-2080*

**Discrete time systems**

PAC Model Checking of Black-Box Continuous-Time Dynamical Systems. *Xue, B., +, TCAD Nov. 2020 3944-3955*

**Distributed algorithms**

Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems. *Yu, F., +, TCAD Nov. 2020 3555-3565*

**Distributed processing**

A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C., +, TCAD Jan. 2020 75-87*

Assume-Guarantee Distributed Synthesis. *Majumdar, R., +, TCAD Nov. 2020 3215-3226*

Binarizing Weights Wisely for Edge Intelligence: Guide for Partial Binarization of Deconvolution-Based Generators. *Liu, J., +, TCAD Dec. 2020 4748-4759*

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K., +, TCAD Nov. 2020 3698-3710*

**Distributed shared memory systems**

Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multi-core Architectures. *Wang, H., +, TCAD Nov. 2020 3787-3798*

**DNA**

Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing. *Grimmer, A., +, TCAD Feb. 2020 387-396*

Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T., +, TCAD Nov. 2020 3531-3543*

IJTAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z., +, TCAD Dec. 2020 4921-4934*

Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I., +, TCAD Feb. 2020 294-307*

**DRAM chips**

B\*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory. *Liang, Y., +, TCAD Dec. 2020 4549-4562*

Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory. *Wen, W., +, TCAD Oct. 2020 2347-2360*

Fast DRAM PUFs on Commodity Devices. *Miskelly, J., +, TCAD Nov. 2020 3566-3576*

Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I., +, TCAD Sept. 2020 1750-1763*

Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F., +, TCAD Nov. 2020 3627-3637*

MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications. *Nie, Q., +, TCAD Sept. 2020 1875-1888*

Miss Penalty Aware Cache Replacement for Hybrid Memory Systems. *Jin, H., +, TCAD Dec. 2020 4669-4682*

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T., +, TCAD Sept. 2020 1855-1865*

RowHammer: A Retrospective. *Mutlu, O., +, TCAD Aug. 2020 1555-1571*

Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S., +, TCAD Dec. 2020 4635-4644*

Temperature-Aware DRAM Cache Management—Relaxing Thermal Constraints in 3-D Systems. *Zhou, M., +, TCAD Oct. 2020 1973-1986*

UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache. *Zhang, Z., +, TCAD Sept. 2020 1792-1805*

**Driver information systems**

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K., +, TCAD Nov. 2020 3698-3710*

**Drops**

An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y., +, TCAD Feb. 2020 359-372*

Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing. *Grimmer, A., +, TCAD Feb. 2020 387-396*

Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T., +, TCAD Nov. 2020 3531-3543*

Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q., +, TCAD March 2020 613-625*

Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L., +, TCAD Oct. 2020 2708-2721*

Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W., +, TCAD Oct. 2020 2544-2557*

Multitarget Sample Preparation Using MEDA Biochips. *Liang, T., +, TCAD Oct. 2020 2682-2695*

Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G., +, TCAD Oct. 2020 2696-2707*

Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. *Tang, J., +, TCAD Jan. 2020 171-184*

Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M., +, TCAD Dec. 2020 4908-4920*

**Drug delivery systems**

URBER: Ultrafast Rule-Based Escape Routing Method for Large-Scale Sample Delivery Biochips. *Weng, J., +, TCAD Jan. 2020 157-170*

**Drugs**

Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W., +, TCAD Oct. 2020 2544-2557*

Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G., +, TCAD Oct. 2020 2696-2707*

**Dynamic programming**

Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S., +, TCAD Nov. 2020 3408-3419*

Hardware/Software Co-Exploration of Neural Architectures. *Jiang, W., +, TCAD Dec. 2020 4805-4815*

Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust. *Stock, G., +, TCAD Nov. 2020 3762-3773*

Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K., +, TCAD Feb. 2020 478-491*

**E****Eigenvalues and eigenfunctions**

Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A., +, TCAD Jan. 2020 225-238*

GRASS: Graph Spectral Sparsification Leveraging Scalable Spectral Perturbation Analysis. *Feng, Z., TCAD Dec. 2020 4944-4957*

Stability and Convergence Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. *Wang, X., +, TCAD Oct. 2020 2735-2748*

**Electrical engineering computing**

Eh?Predictor: A Deep Learning Framework to Identify Detailed Routing Short Violations From a Placed Netlist. *Tabrizi, A.F., +, TCAD June 2020 1177-1190*

Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits—Part II. *Viale, B., +, TCAD Oct. 2020 3107-3117*

**Electro-optical devices**

Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T., +, TCAD Dec. 2020 4338-4350*

**Electro-optical modulation**

Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X., +, TCAD May 2020 977-990*

**Electrocardiography**

ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture. *Cordeiro, R., +, TCAD Nov. 2020 3373-3384*

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. *De Giovanni, E., +, TCAD Nov. 2020 3821-3832*

**Electrodes**

Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q., +, TCAD March 2020 613-625*

**Electromigration**

Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbaicha, S., +, TCAD April 2020 885-894*

**Electronic design automation**

A Multilevel Bottom-Up Optimization Methodology for the Automated Synthesis of RF Systems. *Passos, F., +, TCAD March 2020 560-571*

Automated Nonintrusive Analysis of Electronic System Level Designs. *Goli, M., +, TCAD Feb. 2020 492-505*

Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L., +, TCAD Oct. 2020 2708-2721*

Parallel Combinational Equivalence Checking. *Possani, V.N., +, TCAD Oct. 2020 3081-3092*

#### Electronic engineering computing

Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z., +, TCAD Oct. 2020 3144-3148*

Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D., +, TCAD Feb. 2020 533-546*

Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. *Liang, Y., +, TCAD April 2020 857-870*

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H., +, TCAD Oct. 2020 2822-2834*

Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q., +, TCAD Nov. 2020 3638-3649*

Logic Synthesis of Pass-Gate Logic Circuits With Emerging Bipolar Technologies. *Tenace, V., +, TCAD Feb. 2020 397-410*

Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems. *Voigt, A., +, TCAD Aug. 2020 1635-1648*

Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems. *Yang, P., +, TCAD March 2020 626-639*

Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging. *Patnaik, S., +, TCAD Dec. 2020 4466-4481*

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J., +, TCAD Feb. 2020 547-551*

Semisupervised Hotspot Detection With Self-Paced Multitask Learning. *Chen, Y., +, TCAD July 2020 1511-1523*

Simultaneous Reconnection Surgery Technique of Routing With Machine Learning-Based Acceleration. *Tu, P., +, TCAD June 2020 1245-1257*

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S., +, TCAD Aug. 2020 1591-1606*

SRAF Insertion via Supervised Dictionary Learning. *Geng, H., +, TCAD Oct. 2020 2849-2859*

SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C., +, TCAD Oct. 2020 2798-2811*

SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H., +, TCAD Nov. 2020 4191-4204*

Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M., +, TCAD June 2020 1346-1357*

WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X., +, TCAD Nov. 2020 4290-4302*

#### Electrostatic discharge

Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits - Part I. *Viale, B., +, TCAD Oct. 2020 3067-3080*

Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits—Part II. *Viale, B., +, TCAD Oct. 2020 3107-3117*

#### Electrostatics

SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y., +, TCAD Oct. 2020 2749-2760*

#### Elemental semiconductors

CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z., +, TCAD Sept. 2020 1820-1833*

Enhancing Network-on-Chip Performance by Reusing Trace Buffers. *Jindal, N., +, TCAD April 2020 922-935*

From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A., +, TCAD Feb. 2020 520-532*

Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X., +, TCAD May 2020 977-990*

Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B., +, TCAD Jan. 2020 248-261*

System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization. *Kim, M.S., +, TCAD Oct. 2020 2761-2771*

#### Embedded systems

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S., +, TCAD Oct. 2020 2307-2318*

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G., +, TCAD Nov. 2020 3492-3505*

ABCFl: Fast and Lightweight Fine-Grained Hardware-Assisted Control-Flow Integrity. *Li, J., +, TCAD Nov. 2020 3165-3176*

Aging Capacitor Supported Cache Management Scheme for Solid-State Drives. *Gao, C., +, TCAD Oct. 2020 2230-2239*

B\*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory. *Liang, Y., +, TCAD Dec. 2020 4549-4562*

Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection. *Ozen, E., +, TCAD Nov. 2020 3250-3262*

Compiler-Based Techniques to Secure Cryptographic Embedded Software Against Side-Channel Attacks. *Agosta, G., +, TCAD Aug. 2020 1550-1554*

Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multi-cores Platforms. *Jiang, X., +, TCAD Oct. 2020 2319-2332*

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H., +, TCAD Nov. 2020 3348-3360*

ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture. *Cordeiro, R., +, TCAD Nov. 2020 3373-3384*

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J., +, TCAD Nov. 2020 3420-3432*

Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z., +, TCAD Oct. 2020 2293-2306*

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C., +, TCAD Nov. 2020 3479-3491*

Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R., +, TCAD Nov. 2020 3519-3530*

Fast Operation Mode Selection for Highly Efficient IoT Edge Devices. *Samie, F., +, TCAD March 2020 572-584*

FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V., +, TCAD Nov. 2020 3577-3588*

Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V. *De, A., +, TCAD Dec. 2020 4453-4465*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G., +, TCAD Aug. 2020 1688-1698*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs. *Villardell, S., +, TCAD Nov. 2020 3662-3673*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y., +, TCAD Oct. 2020 2218-2229*

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K., +, TCAD Nov. 2020 3698-3710*

Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P., +, TCAD Feb. 2020 464-477*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S., +, TCAD Dec. 2020 4601-4610*

MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications. *Nie, Q., +, TCAD Sept. 2020 1875-1888*

Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments. *Li, Z., +, TCAD July 2020 1386-1399*

Online Resource Management for Improving Reliability of Real-Time Systems on “Big-Little” Type MPSoCs. *Ma, Y., +, TCAD Jan. 2020 88-100*

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P., +, TCAD Oct. 2020 2109-2123*

Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M., +, TCAD April 2020 779-788*

Risk-5: Controlled Approximations for RISC-V. *Felzmann, I., +, TCAD Nov. 2020 4052-4063*

Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks. *Barengi, A., +, TCAD Sept. 2020 1778-1791*



Specification-Guided Automated Debugging of CPS Models. *Singh, N.K.*, +, *TCAD Nov. 2020 4142-4153*

SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H.*, +, *TCAD Nov. 2020 4191-4204*

Swallow: A Versatile Accelerator for Sparse Neural Networks. *Liu, B.*, +, *TCAD Dec. 2020 4881-4893*

Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory. *Wang, Y.*, +, *TCAD Dec. 2020 4611-4622*

Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z.*, +, *TCAD Jan. 2020 185-198*

Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*

#### Encoding

A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories. *Feng, D.*, +, *TCAD Oct. 2020 2516-2529*

NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*

WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X.*, +, *TCAD Nov. 2020 4290-4302*

#### Energy conservation

A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*

A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory. *Guo, Y.*, +, *TCAD Jan. 2020 62-74*

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*

AdaMD: Adaptive Mapping and DVFS for Energy-Efficient Heterogeneous Multicores. *Basireddy, K.R.*, +, *TCAD Oct. 2020 2206-2217*

Architecting Effectual Computation for Machine Learning Accelerators. *Lu, H.*, +, *TCAD Oct. 2020 2654-2667*

Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*

Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*

Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S.*, +, *TCAD Nov. 2020 3458-3466*

Energy-Efficient Real-Time UAV Object Detection on Embedded Platforms. *Deng, J.*, +, *TCAD Oct. 2020 3123-3127*

Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. *Kuan, K.*, +, *TCAD June 2020 1328-1339*

H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X.*, +, *TCAD Dec. 2020 5032-5041*

LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency. *Kaplan, F.*, +, *TCAD April 2020 895-908*

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y.*, +, *TCAD Dec. 2020 4707-4720*

NPU Thermal Management. *Amrouch, H.*, +, *TCAD Nov. 2020 3842-3855*

Performance Modeling for CNN Inference Accelerators on FPGA. *Ma, Y.*, +, *TCAD April 2020 843-856*

Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D.*, +, *TCAD Feb. 2020 346-358*

Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems. *Hsieh, Y.*, +, *TCAD Nov. 2020 4115-4128*

WinDConv: A Fused Datapath CNN Accelerator for Power-Efficient Edge Devices. *Mahale, G.*, +, *TCAD Nov. 2020 4278-4289*

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*

#### Energy consumption

A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory. *Guo, Y.*, +, *TCAD Jan. 2020 62-74*

Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*

Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*

Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information. *Bhuiyan, A.*, +, *TCAD Nov. 2020 3906-3917*

Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D.*, +, *TCAD Feb. 2020 346-358*

#### Energy harvesting

Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z.*, +, *TCAD Oct. 2020 2293-2306*

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C.*, +, *TCAD Nov. 2020 3479-3491*

LATICS: A Low-Overhead Adaptive Task-Based Intermittent Computing System. *Liu, S.*, +, *TCAD Nov. 2020 3711-3723*

#### Energy management systems

Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*

#### Engines

Schedulability Analysis of Engine Control Systems With Dynamic Switching Speeds. *Liu, Y.*, +, *TCAD Oct. 2020 2067-2080*

#### Entropy

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*

Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M.*, +, *TCAD Oct. 2020 2588-2601*

Fast DRAM PUFs on Commodity Devices. *Miskelly, J.*, +, *TCAD Nov. 2020 3566-3576*

#### Error analysis

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X.*, +, *TCAD Dec. 2020 5032-5041*

#### Error compensation

Gradient Error Compensation in SC-MDACs. *Mohapatra, S.*, +, *TCAD Dec. 2020 4359-4374*

#### Error correction codes

Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K.*, +, *TCAD Nov. 2020 3467-3478*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T.*, +, *TCAD Sept. 2020 1855-1865*

Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*

#### Error detection

Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*

Safe Overclocking for CNN Accelerators Through Algorithm-Level Error Detection. *Marty, T.*, +, *TCAD Dec. 2020 4777-4790*

#### Error statistics

Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors. *Ruchkin, I.*, +, *TCAD Nov. 2020 3288-3299*

Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S.*, +, *TCAD Dec. 2020 4635-4644*

Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*

#### Estimation theory

A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. *Sagi, M.*, +, *TCAD Nov. 2020 3152-3164*

**Evolutionary computation**

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*

**F****Factory automation**

Exploring Edge Computing for Multitier Industrial Control. *Ma, Y.*, +, *TCAD Nov. 2020 3506-3518*

**Failure analysis**

Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbatcha, S.*, +, *TCAD April 2020 885-894*

An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X.*, +, *TCAD Dec. 2020 4999-5010*

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D.*, +, *TCAD Oct. 2020 2772-2783*

Diagnosis of Intermittent Scan Chain Faults Through a Multistage Neural Network Reasoning Process. *Chern, M.*, +, *TCAD Oct. 2020 3044-3055*

Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z.*, +, *TCAD Oct. 2020 2029-2041*

Efficient Statistical Analysis for Correlated Rare Failure Events via Asymptotic Probability Approximation. *Peng, F.*, +, *TCAD Dec. 2020 4971-4984*

RowHammer: A Retrospective. *Mutlu, O.*, +, *TCAD Aug. 2020 1555-1571*

**Fast Fourier transforms**

A Novel Area-Power Efficient Design for Approximated Small-Point FFT Architecture. *Han, X.*, +, *TCAD Dec. 2020 4816-4827*

Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. *Liang, Y.*, +, *TCAD April 2020 857-870*

Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks Over Finite Fields. *Xu, W.*, +, *TCAD Dec. 2020 4894-4907*

**Fault diagnosis**

A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y.*, +, *TCAD Feb. 2020 506-519*

An Automatic Test Pattern Generation Method for Multiple Stuck-At Faults by Incrementally Extending the Test Patterns. *Wang, P.*, +, *TCAD Oct. 2020 2990-2999*

Broadside Tests for Transition and Stuck-At Faults. *Pomeranz, I.*, *TCAD Aug. 2020 1739-1743*

Deterministic Stellar BIST for Automotive ICs. *Liu, Y.*, +, *TCAD Aug. 2020 1699-1710*

Diagnosis of Intermittent Scan Chain Faults Through a Multistage Neural Network Reasoning Process. *Chern, M.*, +, *TCAD Oct. 2020 3044-3055*

Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests. *Pomeranz, I.*, *TCAD Dec. 2020 5238-5246*

Functional Broadside Tests Under Broadcast Scan. *Pomeranz, I.*, *TCAD Oct. 2020 3139-3143*

Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run. *Kung, Y.*, +, *TCAD June 2020 1340-1345*

Globally Functional Transparent-Scan Sequences. *Pomeranz, I.*, *TCAD Oct. 2020 3012-3022*

Hierarchical Symbol-Based Health-Status Analysis Using Time-Series Data in a Core Router System. *Jin, S.*, +, *TCAD March 2020 700-713*

IJTAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z.*, +, *TCAD Dec. 2020 4921-4934*

Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P.*, +, *TCAD Feb. 2020 464-477*

LFSR-Based Test Generation for Reduced Fail Data Volume. *Pomeranz, I.*, +, *TCAD Dec. 2020 5261-5266*

Multicycle Broadside and Skewed-Load Tests for Test Compaction. *Pomeranz, I.*, *TCAD Jan. 2020 262-266*

New Targets for Diagnostic Test Generation. *Pomeranz, I.*, *TCAD Oct. 2020 3035-3043*

Reverse Low-Power Broadside Tests. *Pomeranz, I.*, *TCAD March 2020 742-746*

Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*

Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y.*, +, *TCAD March 2020 714-727*

Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. *Pomeranz, I.*, *TCAD April 2020 936-945*

**Fault location**

Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A.*, +, *TCAD May 2020 966-976*

**Fault simulation**

Broadside Tests for Transition and Stuck-At Faults. *Pomeranz, I.*, *TCAD Aug. 2020 1739-1743*

**Fault tolerance**

An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y.*, +, *TCAD Feb. 2020 359-372*

Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*

Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z.*, +, *TCAD Jan. 2020 185-198*

**Fault tolerant computing**

Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays. *Qian, J.*, +, *TCAD Jan. 2020 267-271*

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K.*, +, *TCAD Nov. 2020 3698-3710*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z.*, +, *TCAD Jan. 2020 185-198*

**Feature extraction**

Eh?Predictor: A Deep Learning Framework to Identify Detailed Routing Short Violations From a Placed Netlist. *Tabrizi, A.F.*, +, *TCAD June 2020 1177-1190*

Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*

SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L.*, +, *TCAD Jan. 2020 117-130*

SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*

**Feature selection**

Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection. *Ozen, E.*, +, *TCAD Nov. 2020 3250-3262*

**Feedforward amplifiers**

A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*

**Feedforward neural networks**

Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*

**Field effect transistors**

Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*

**Field programmable gate arrays**

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S.*, +, *TCAD Oct. 2020 2307-2318*

A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*

Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z.*, +, *TCAD Aug. 2020 1621-1634*

An Extended Nonstrict Partially Ordered Set-Based Configurable Linear Sorter on FPGAs. *Li, D.*, +, *TCAD May 2020 1031-1044*

An FPGA-Based Hardware Emulator for Neuromorphic Chip With RRAM. *Luo, T.*, +, *TCAD Feb. 2020 438-450*

- AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A., +, TCAD Nov. 2020 3202-3214*
- Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. *Ma, Y., +, TCAD Feb. 2020 424-437*
- Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K., +, TCAD Aug. 2020 1607-1620*
- Clock-Aware Placement for Large-Scale Heterogeneous FPGAs. *Chen, J., +, TCAD Dec. 2020 5042-5055*
- DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y., +, TCAD Oct. 2020 2668-2681*
- DSP-Efficient Hardware Acceleration of Convolutional Neural Network Inference on FPGAs. *Wang, D., +, TCAD Dec. 2020 4867-4880*
- Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M., +, TCAD Oct. 2020 2588-2601*
- Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. *Liang, Y., +, TCAD April 2020 857-870*
- FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks. *Lan, Y., +, TCAD Dec. 2020 4791-4804*
- FLASH: Fast, Parallel, and Accurate Simulator for HLS. *Choi, Y., +, TCAD Dec. 2020 4828-4841*
- HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y., +, TCAD Nov. 2020 3650-3661*
- Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems. *Chen, S., +, TCAD Jan. 2020 199-212*
- Logic Locking With Provable Security Against Power Analysis Attacks. *Sengupta, A., +, TCAD April 2020 766-778*
- M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A., +, TCAD Dec. 2020 4760-4776*
- MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F., +, TCAD Nov. 2020 3748-3761*
- Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. *Zhang, L., +, TCAD Oct. 2020 2124-2137*
- Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multi-core Architectures. *Wang, H., +, TCAD Nov. 2020 3787-3798*
- NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L., +, TCAD Oct. 2020 3000-3011*
- ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach. *Wang, D., +, TCAD April 2020 830-842*
- Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA. *Zhao, J., +, TCAD July 2020 1428-1441*
- Performance Modeling for CNN Inference Accelerators on FPGA. *Ma, Y., +, TCAD April 2020 843-856*
- Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows. *Liu, S., +, TCAD Oct. 2020 2615-2627*
- QuantHD: A Quantization Framework for Hyperdimensional Computing. *Imani, M., +, TCAD Oct. 2020 2268-2278*
- Risk-5: Controlled Approximations for RISC-V. *Felzmann, I., +, TCAD Nov. 2020 4052-4063*
- SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage. *Arias, O., +, TCAD Nov. 2020 4078-4089*
- Safe Overclocking for CNN Accelerators Through Algorithm-Level Error Detection. *Marty, T., +, TCAD Dec. 2020 4777-4790*
- Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information. *Ebrahimi, M., +, TCAD Oct. 2020 2976-2989*
- Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs. *Shen, M., +, TCAD Feb. 2020 411-423*
- Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA. *Doi, R., +, TCAD Oct. 2020 2572-2587*
- SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C., +, TCAD Oct. 2020 2798-2811*
- Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search With Hot Start. *Jiang, W., +, TCAD Nov. 2020 4154-4165*
- StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network. *Chen, G., +, TCAD Nov. 2020 4179-4190*
- Support-Reducing Decomposition for FPGA Mapping. *Machado, L., +, TCAD Jan. 2020 213-224*
- Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C., +, TCAD Oct. 2020 2530-2543*
- Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA. *Shen, J., +, TCAD July 2020 1442-1455*
- Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F., +, TCAD April 2020 909-921*
- WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X., +, TCAD Nov. 2020 4290-4302*
- File organization**
- UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache. *Zhang, Z., +, TCAD Sept. 2020 1792-1805*
- FinFETs**
- Correction to “Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability”. *Xu, C., +, TCAD Jan. 2020 277*
- Finite automata**
- Mining Shape Expressions From Positive Examples. *Bartocci, E., +, TCAD Nov. 2020 3809-3820*
- Finite difference methods**
- Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm. *Yang, M., +, TCAD April 2020 946-951*
- Finite difference time-domain analysis**
- Fast Methodology for Time-Domain Analysis of Nonlinear-Loaded Transmission Line Excited by an Arbitrary Modulated Signal. *Kouhpayeh-Zadeh-Esfahani, S., +, TCAD March 2020 670-674*
- Finite element analysis**
- NPU Thermal Management. *Amrouch, H., +, TCAD Nov. 2020 3842-3855*
- Finite state machines**
- Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y., +, TCAD March 2020 714-727*
- Firmware**
- Current-Aware Flash Scheduling for Current Capping in Solid State Disks. *Chang, L., +, TCAD Feb. 2020 321-334*
- EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J., +, TCAD Nov. 2020 3420-3432*
- Online Firmware Functional Validation Scheme Using Colored Petri Net Model. *Liu, R., +, TCAD July 2020 1532-1545*
- Flash memories**
- Q-Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD. *Kang, W., +, TCAD Oct. 2020 2240-2253*
- Aging Capacitor Supported Cache Management Scheme for Solid-State Drives. *Gao, C., +, TCAD Oct. 2020 2230-2239*
- AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y., +, TCAD Nov. 2020 3239-3249*
- Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S., +, TCAD June 2020 1286-1299*
- BlockHammer: Improving Flash Reliability by Exploiting Process Variation Aware Proactive Failure Prediction. *Ma, R., +, TCAD Dec. 2020 4563-4574*
- Boosting User Experience via Foreground-Aware Cache Management in UFS Mobile Devices. *Wu, C., +, TCAD Nov. 2020 3263-3275*
- Current-Aware Flash Scheduling for Current Capping in Solid State Disks. *Chang, L., +, TCAD Feb. 2020 321-334*
- Design of a Host Interface Logic for GC-Free SSDs. *Jung, M., +, TCAD Aug. 2020 1674-1687*
- Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K., +, TCAD Nov. 2020 3467-3478*

Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F.*, +, *TCAD Nov. 2020 3627-3637*

Multiple Subpage Writing FTL in MLC by Exploiting Dual Mode Operations. *Feng, Y.*, +, *TCAD March 2020 599-612*

Multitoken-Based Power Management for NAND Flash Storage Devices. *You, T.*, +, *TCAD Oct. 2020 2898-2910*

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T.*, +, *TCAD Sept. 2020 1855-1865*

Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and Solutions. *Kong, Y.*, +, *TCAD Nov. 2020 4042-4051*

Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory. *Wang, Y.*, +, *TCAD Dec. 2020 4611-4622*

Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*

#### Flicker noise

Flicker Noise Formulations in Compact Models. *Coram, G.J.*, +, *TCAD Oct. 2020 2812-2821*

#### Flip-flops

A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*

A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T.*, +, *TCAD Oct. 2020 2475-2488*

An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X.*, +, *TCAD Dec. 2020 4999-5010*

AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A.*, +, *TCAD Nov. 2020 3202-3214*

Selective Flip-Flop Optimization for Reliable Digital Circuit Design. *Golanbari, M.S.*, +, *TCAD July 2020 1484-1497*

Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*

TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*

#### Floating point arithmetic

FlexFloat: A Software Library for Transprecision Computing. *Tagliavini, G.*, +, *TCAD Jan. 2020 145-156*

Overcoming the Tradeoff Between Accuracy and Compactness in Decision Diagrams for Quantum Computation. *Niemann, P.*, +, *TCAD Dec. 2020 4657-4668*

QuantHD: A Quantization Framework for Hyperdimensional Computing. *Imani, M.*, +, *TCAD Oct. 2020 2268-2278*

Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D.*, +, *TCAD Feb. 2020 346-358*

#### Flow control

Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*

#### Flow graphs

ABCFL: Fast and Lightweight Fine-Grained Hardware-Assisted Control-Flow Integrity. *Li, J.*, +, *TCAD Nov. 2020 3165-3176*

#### Focused ion beam technology

A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding. *Wang, H.*, +, *TCAD Oct. 2020 2152-2165*

Robust Secure Shield Architecture for Detection and Protection Against Invasive Attacks. *Lee, Y.*, +, *TCAD Oct. 2020 3023-3034*

#### Formal specification

Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation. *Zhang, Z.*, +, *TCAD Nov. 2020 3674-3685*

Mining Shape Expressions From Positive Examples. *Bartocci, E.*, +, *TCAD Nov. 2020 3809-3820*

Online Signal Monitoring With Bounded Lag. *Mamouras, K.*, +, *TCAD Nov. 2020 3868-3880*

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*

Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*

SAFARI: Automatic Synthesis of Fault-Attack Resistant Block Cipher Implementations. *Roy, I.*, +, *TCAD April 2020 752-765*

Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads. *Bukhari, S.A.A.*, +, *TCAD Aug. 2020 1725-1738*

#### Formal verification

Assertion Ranking Using RTL Source Code Analysis. *Pal, D.*, +, *TCAD Aug. 2020 1711-1724*

Automating the Design of Asynchronous Logic Control for AMS Electronics. *Sokolov, D.*, +, *TCAD May 2020 952-965*

Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors. *Ruchkin, I.*, +, *TCAD Nov. 2020 3288-3299*

Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation. *Zhang, Z.*, +, *TCAD Nov. 2020 3674-3685*

On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment. *El-Ashry, S.*, +, *TCAD May 2020 1137-1150*

Online Signal Monitoring With Bounded Lag. *Mamouras, K.*, +, *TCAD Nov. 2020 3868-3880*

PAC Model Checking of Black-Box Continuous-Time Dynamical Systems. *Xue, B.*, +, *TCAD Nov. 2020 3944-3955*

Parallel Combinational Equivalence Checking. *Possani, V.N.*, +, *TCAD Oct. 2020 3081-3092*

Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling. *Pavlogiannis, A.*, +, *TCAD Nov. 2020 3981-3992*

Properties First—Correct-By-Construction RTL Design in System-Level Design Flows. *Ludwig, T.*, +, *TCAD Oct. 2020 3093-3106*

Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*

Reducing Interpolant Circuit Size Through SAT-Based Weakening. *Cabodi, G.*, +, *TCAD July 2020 1524-1531*

Scenario-Based Online Reachability Validation for CPS Fault Prediction. *Bu, L.*, +, *TCAD Oct. 2020 2081-2094*

Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads. *Bukhari, S.A.A.*, +, *TCAD Aug. 2020 1725-1738*

Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M.*, +, *TCAD June 2020 1346-1357*

#### Freezing

Freezing: Eliminating Unnecessary Drawing Computation for Low Power. *Seo, B.*, +, *TCAD Jan. 2020 56-61*

#### Fuzzy set theory

FUZY: A Fuzzy *c*-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A.*, +, *TCAD Jan. 2020 1-13*

## G

#### Gallium compounds

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

#### Galois fields

Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF(2<sup>m</sup>). *Ibrahim, A.*, *TCAD July 2020 1546-1549*

#### Gaussian processes

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*

#### General purpose computers

GPGPU-Based ATPG System: Myth or Reality?. *Lai, L.*, +, *TCAD Jan. 2020 239-247*

Optimization Approach to Accelerator Codesign. *Prajapati, N.*, +, *TCAD June 2020 1300-1313*

#### Genetic algorithms

Allocating One Common ACC-Rich Platform for Many Streaming Applications. *Zhang, J.*, +, *TCAD Dec. 2020 5156-5169*

An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y.*, +, *TCAD Oct. 2020 2640-2653*

FUZY: A Fuzzy *c*-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A.*, +, *TCAD Jan. 2020 1-13*

**Geometry**

Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C.*, +, *TCAD Nov. 2020 3323-3335*

**Geophysical image processing**

Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S.*, +, *TCAD Nov. 2020 3458-3466*

**Germanium compounds**

Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device. *Durai, S.*, +, *TCAD Sept. 2020 1834-1840*

**Gradient methods**

A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization. *Ma, Y.*, +, *TCAD Dec. 2020 5069-5082*

Gradient Error Compensation in SC-MDACs. *Mohapatra, S.*, +, *TCAD Dec. 2020 4359-4374*

Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H.*, +, *TCAD July 2020 1400-1413*

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y.*, +, *TCAD Dec. 2020 4707-4720*

Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S.*, +, *TCAD Nov. 2020 4129-4141*

**Graph coloring**

On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography. *Guo, D.*, +, *TCAD June 2020 1205-1216*

**Graph theory**

Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z.*, +, *TCAD Aug. 2020 1621-1634*

An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A.*, +, *TCAD Oct. 2020 3056-3066*

DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y.*, +, *TCAD Oct. 2020 2668-2681*

Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search. *Chen, G.*, +, *TCAD Sept. 2020 1902-1915*

Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*

Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M.*, +, *TCAD Oct. 2020 2588-2601*

Exact Timing Analysis for Asynchronous Circuits With Multiple Periods. *Manohar, R.*, *TCAD Oct. 2020 3134-3138*

Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A.*, +, *TCAD July 2020 1456-1469*

FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V.*, +, *TCAD Nov. 2020 3577-3588*

GRASS: Graph Spectral Sparsification Leveraging Scalable Spectral Perturbation Analysis. *Feng, Z.*, *TCAD Dec. 2020 4944-4957*

iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*

Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach. *Rohanipoor, M.R.*, +, *TCAD May 2020 1059-1072*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*

Parallel Combinational Equivalence Checking. *Possani, V.N.*, +, *TCAD Oct. 2020 3081-3092*

Reducing Interpolant Circuit Size Through SAT-Based Weakening. *Cabodi, G.*, +, *TCAD July 2020 1524-1531*

SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism. *Haaswijk, W.*, +, *TCAD April 2020 871-884*

SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*

Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*

**Graphics processing units**

A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C.*, +, *TCAD Jan. 2020 75-87*

A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*

ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*

Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H.*, +, *TCAD Nov. 2020 3348-3360*

Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z.*, +, *TCAD Nov. 2020 3433-3444*

FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q.*, +, *TCAD Oct. 2020 2396-2409*

GPGPU-Based ATPG System: Myth or Reality?. *Lai, L.*, +, *TCAD Jan. 2020 239-247*

HPE: Hierarchical Page Eviction Policy for Unified Memory in GPUs. *Yu, Q.*, +, *TCAD Oct. 2020 2461-2474*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*

Optimization Approach to Accelerator Codesign. *Prajapati, N.*, +, *TCAD June 2020 1300-1313*

ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*

Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search With Hot Start. *Jiang, W.*, +, *TCAD Nov. 2020 4154-4165*

**H****Hardware description languages**

AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A.*, +, *TCAD Nov. 2020 3202-3214*

Flicker Noise Formulations in Compact Models. *Coram, G.J.*, +, *TCAD Oct. 2020 2812-2821*

HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*

**Hardware-software codesign**

ABCFl: Fast and Lightweight Fine-Grained Hardware-Assisted Control-Flow Integrity. *Li, J.*, +, *TCAD Nov. 2020 3165-3176*

Allocating One Common ACC-Rich Platform for Many Streaming Applications. *Zhang, J.*, +, *TCAD Dec. 2020 5156-5169*

Automated Nonintrusive Analysis of Electronic System Level Designs. *Goli, M.*, +, *TCAD Feb. 2020 492-505*

Hardware/Software Co-Exploration of Neural Architectures. *Jiang, W.*, +, *TCAD Dec. 2020 4805-4815*

Optimization Approach to Accelerator Codesign. *Prajapati, N.*, +, *TCAD June 2020 1300-1313*

The Software/Hardware Co-Design and Implementation of SM2/3/4 Encryption/Decryption and Digital Signature System. *Zheng, X.*, +, *TCAD Oct. 2020 2055-2066*

**Health care**

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. *De Giovanni, E.*, +, *TCAD Nov. 2020 3821-3832*

**Heuristic programming**

Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits. *Ding, J.*, +, *TCAD May 2020 1045-1058*

**High electron mobility transistors**

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

**High level synthesis**

AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A.*, +, *TCAD Nov. 2020 3202-3214*

Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M., +, TCAD Oct. 2020 2588-2601*

FLASH: Fast, Parallel, and Accurate Simulator for HLS. *Choi, Y., +, TCAD Dec. 2020 4828-4841*

High-Level Synthesis Design Space Exploration: Past, Present, and Future. *Schafer, B.C., +, TCAD Oct. 2020 2628-2639*

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S., +, TCAD Oct. 2020 2602-2614*

Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis. *Ferretti, L., +, TCAD Nov. 2020 3736-3747*

Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. *Zhang, L., +, TCAD Oct. 2020 2124-2137*

Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA. *Zhao, J., +, TCAD July 2020 1428-1441*

Safe Overclocking for CNN Accelerators Through Algorithm-Level Error Detection. *Marty, T., +, TCAD Dec. 2020 4777-4790*

Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M., +, TCAD Nov. 2020 4217-4228*

Toward Speculative Loop Pipelining for High-Level Synthesis. *Derrien, S., +, TCAD Nov. 2020 4229-4239*

#### High-speed integrated circuits

Gradient Error Compensation in SC-MDACs. *Mohapatra, S., +, TCAD Dec. 2020 4359-4374*

#### Hot carriers

An Analytical Model for Hot Carrier Induced Long-Term Degradation in Power Amplifiers. *Eslahi, H., +, TCAD Oct. 2020 2000-2005*

NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L., +, TCAD Oct. 2020 3000-3011*

#### Hydrogels

Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems. *Voigt, A., +, TCAD Aug. 2020 1635-1648*

## I

#### Identification

A New Necessary Condition for Threshold Function Identification. *Lin, C., +, TCAD Dec. 2020 5304-5308*

#### IEEE publishing

Acknowledgment of Reviewers—2020. *TCAD Nov. 2020 4307*

#### IEEE standards

Automated Testing Flow: The Present and the Future. *Portolan, M., TCAD Oct. 2020 2952-2963*

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z., +, TCAD Jan. 2020 185-198*

#### Image classification

Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S., +, TCAD Nov. 2020 4129-4141*

#### Image fusion

Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C., +, TCAD Nov. 2020 4166-4178*

#### Image matching

StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network. *Chen, G., +, TCAD Nov. 2020 4179-4190*

#### Image processing

Binarizing Weights Wisely for Edge Intelligence: Guide for Partial Binarization of Deconvolution-Based Generators. *Liu, J., +, TCAD Dec. 2020 4748-4759*

SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L., +, TCAD Jan. 2020 117-130*

#### Image recognition

Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S., +, TCAD Nov. 2020 3458-3466*

#### Image resolution

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H., +, TCAD Oct. 2020 2822-2834*

Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks Over Finite Fields. *Xu, W., +, TCAD Dec. 2020 4894-4907*

#### Importance sampling

An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X., +, TCAD Dec. 2020 4999-5010*

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D., +, TCAD Oct. 2020 2772-2783*

#### Inductors

Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. *Tida, U.R., +, TCAD Feb. 2020 281-293*

High Frequency Meminductor Emulator Employing VDTA and its Application. *Vista, J., +, TCAD Oct. 2020 2020-2028*

#### Industrial control

Exploring Edge Computing for Multitier Industrial Control. *Ma, Y., +, TCAD Nov. 2020 3506-3518*

#### Industrial property

Keynote: A Disquisition on Logic Locking. *Chakraborty, A., +, TCAD Oct. 2020 1952-1972*

Logic Locking With Provable Security Against Power Analysis Attacks. *Sengupta, A., +, TCAD April 2020 766-778*

Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging. *Patnaik, S., +, TCAD Dec. 2020 4466-4481*

SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage. *Arias, O., +, TCAD Nov. 2020 4078-4089*

Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J., +, TCAD Feb. 2020 308-320*

Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective. *Sengupta, A., +, TCAD Dec. 2020 4439-4452*

#### Industrial robots

Exploring Edge Computing for Multitier Industrial Control. *Ma, Y., +, TCAD Nov. 2020 3506-3518*

#### Inference mechanisms

Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. *Ma, Y., +, TCAD Feb. 2020 424-437*

Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z., +, TCAD Oct. 2020 3144-3148*

Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z., +, TCAD Oct. 2020 2029-2041*

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C., +, TCAD Nov. 2020 3479-3491*

Performance Modeling for CNN Inference Accelerators on FPGA. *Ma, Y., +, TCAD April 2020 843-856*

Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S., +, TCAD Sept. 2020 1935-1948*

UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting. *Bernardo, P.P., +, TCAD Nov. 2020 4240-4251*

#### Information filtering

Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning. *Wu, Y., +, TCAD Nov. 2020 3445-3457*

#### Input-output programs

GC-Steering: GC-Aware Request Steering and Parallel Reconstruction Optimizations for SSD-Based RAIDs. *Wu, S., +, TCAD Dec. 2020 4587-4600*

#### Instruction sets

DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y., +, TCAD Oct. 2020 2668-2681*

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M., +, TCAD Nov. 2020 3544-3554*

FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V., +, TCAD Nov. 2020 3577-3588*

#### Insulated gate field effect transistors

A Simple and Accurate Modeling Method of Channel Thermal Noise Using BSIM4 Noise Models. *Myeong, I., +, TCAD Dec. 2020 4351-4358*

**Integer programming**

- Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C.*, +, *TCAD Nov. 2020 3323-3335*
- Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems. *Sun, J.*, +, *TCAD Nov. 2020 3385-3397*
- Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing. *Cao, K.*, +, *TCAD Oct. 2020 2095-2108*
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*
- Heuristic Methods for Fine-Grain Exploitation of FDSOI. *Fatemi, H.*, +, *TCAD Oct. 2020 2860-2871*
- SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*
- Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*
- Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. *Tang, J.*, +, *TCAD Jan. 2020 171-184*

**Integrated circuit bonding**

- A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y.*, +, *TCAD Feb. 2020 506-519*
- LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults. *Ni, T.*, +, *TCAD Oct. 2020 2938-2951*

**Integrated circuit design**

- 3-Step Rectilinear Minimum Spanning Tree Construction for Obstacle-Avoiding Component-to-Component Routing. *Wuerger, E.*, *TCAD Dec. 2020 5123-5127*
- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*
- A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash. *Cui, A.*, +, *TCAD Dec. 2020 4524-4536*
- A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. *Wu, B.*, +, *TCAD Sept. 2020 1806-1819*
- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*
- A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*
- A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding. *Wang, H.*, +, *TCAD Oct. 2020 2152-2165*
- A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization. *Ma, Y.*, +, *TCAD Dec. 2020 5069-5082*
- ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*
- Additive Statistical Leakage Analysis Using Exponential Mixture Model. *Kwon, H.*, +, *TCAD Dec. 2020 4985-4998*
- Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements. *Al-Daloo, M.*, +, *TCAD Oct. 2020 2722-2734*
- Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y.*, +, *TCAD Oct. 2020 2640-2653*
- An Extended Nonstrict Partially Ordered Set-Based Configurable Linear Sorter on FPGAs. *Li, D.*, +, *TCAD May 2020 1031-1044*
- Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*
- AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y.*, +, *TCAD Nov. 2020 3239-3249*
- Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D.*, +, *TCAD Oct. 2020 2772-2783*

- Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S.*, +, *TCAD June 2020 1286-1299*
- Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K.*, +, *TCAD Aug. 2020 1607-1620*
- Clock-Aware Placement for Large-Scale Heterogeneous FPGAs. *Chen, J.*, +, *TCAD Dec. 2020 5042-5055*
- Compact Topology-Aware Bus Routing for Design Regularity. *Kim, D.*, +, *TCAD Aug. 2020 1744-1749*
- Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. *Tida, U.R.*, +, *TCAD Feb. 2020 281-293*
- Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z.*, +, *TCAD Oct. 2020 2029-2041*
- Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*
- Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. *Kuan, K.*, +, *TCAD June 2020 1328-1339*
- Enhancing Network-on-Chip Performance by Reusing Trace Buffers. *Jindal, N.*, +, *TCAD April 2020 922-935*
- Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K.*, +, *TCAD Nov. 2020 3467-3478*
- Fast DRAM PUFs on Commodity Devices. *Miskelly, J.*, +, *TCAD Nov. 2020 3566-3576*
- FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V.*, +, *TCAD Nov. 2020 3577-3588*
- GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*
- High-Level Synthesis Design Space Exploration: Past, Present, and Future. *Schafer, B.C.*, +, *TCAD Oct. 2020 2628-2639*
- iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*
- Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P.*, +, *TCAD Feb. 2020 464-477*
- LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults. *Ni, T.*, +, *TCAD Oct. 2020 2938-2951*
- M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A.*, +, *TCAD Dec. 2020 4760-4776*
- MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*
- Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y.*, +, *TCAD Dec. 2020 4426-4438*
- Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I.*, +, *TCAD Feb. 2020 294-307*
- MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications. *Nie, Q.*, +, *TCAD Sept. 2020 1875-1888*
- MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC. *Pantheno, J.H.*, +, *TCAD Nov. 2020 3799-3808*
- Mixed-Cell-Height Legalization Considering Technology and Region Constraints. *Zhu, Z.*, +, *TCAD Dec. 2020 5128-5141*
- NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*
- Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. *Deng, D.*, +, *TCAD Dec. 2020 4496-4509*

- NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization. *Dewan, M.I.*, +, *TCAD Dec. 2020 5111-5122*
- NPU Thermal Management. *Amrouch, H.*, +, *TCAD Nov. 2020 3842-3855*
- Obstacle-Avoiding Open-Net Connector With Precise Shortest Distance Estimation. *Fang, G.*, +, *TCAD May 2020 1096-1108*
- Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*
- Power Delivery Exploration Methodology Based on Constrained Optimization. *Bairamkulov, R.*, +, *TCAD Sept. 2020 1916-1924*
- Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows. *Liu, S.*, +, *TCAD Oct. 2020 2615-2627*
- Reverse Engineering for 2.5-D Split Manufactured ICs. *Wang, W.*, +, *TCAD Oct. 2020 3128-3133*
- Robust Secure Shield Architecture for Detection and Protection Against Invasive Attacks. *Lee, Y.*, +, *TCAD Oct. 2020 3023-3034*
- Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*
- SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*
- Structured Decomposition for Reversible Boolean Functions. *Jiang, J.*, +, *TCAD Oct. 2020 2410-2421*
- Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports. *Soomro, I.A.*, +, *TCAD Dec. 2020 5225-5237*
- The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M.*, +, *TCAD Aug. 2020 1577-1590*
- Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*

#### Integrated circuit interconnections

- Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbatcha, S.*, +, *TCAD April 2020 885-894*
- Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements. *Al-Daloo, M.*, +, *TCAD Oct. 2020 2722-2734*
- An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A.*, +, *TCAD Oct. 2020 3056-3066*
- Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs. *Ku, B.W.*, +, *TCAD June 2020 1151-1164*
- Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging. *Patnaik, S.*, +, *TCAD Dec. 2020 4466-4481*
- Thermal-Aware Design and Simulation Approach for Optical NoCs. *Ye, Y.*, +, *TCAD Oct. 2020 2384-2395*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*

#### Integrated circuit layout

- BonnCell: Automatic Cell Layout in the 7-nm Era. *Van Cleeff, P.*, +, *TCAD Oct. 2020 2872-2885*
- Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs. *Ku, B.W.*, +, *TCAD June 2020 1151-1164*
- Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y.*, +, *TCAD March 2020 675-685*
- Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP. *Patyal, A.*, +, *TCAD Dec. 2020 5056-5068*
- From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*

- iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*
- NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization. *Dewan, M.I.*, +, *TCAD Dec. 2020 5111-5122*
- Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging. *Patnaik, S.*, +, *TCAD Dec. 2020 4466-4481*
- Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*

#### Integrated circuit manufacture

- A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y.*, +, *TCAD Feb. 2020 506-519*
- BonnCell: Automatic Cell Layout in the 7-nm Era. *Van Cleeff, P.*, +, *TCAD Oct. 2020 2872-2885*
- Obfuscating the Interconnects: Low-Cost and Resilient Full-Chip Layout Camouflaging. *Patnaik, S.*, +, *TCAD Dec. 2020 4466-4481*
- Reverse Engineering for 2.5-D Split Manufactured ICs. *Wang, W.*, +, *TCAD Oct. 2020 3128-3133*
- Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective. *Sengupta, A.*, +, *TCAD Dec. 2020 4439-4452*

#### Integrated circuit measurement

- A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y.*, +, *TCAD Feb. 2020 506-519*

#### Integrated circuit modeling

- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*
- Additive Statistical Leakage Analysis Using Exponential Mixture Model. *Kwon, H.*, +, *TCAD Dec. 2020 4985-4998*
- Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements. *Al-Daloo, M.*, +, *TCAD Oct. 2020 2722-2734*
- Correction to "Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability". *Xu, C.*, +, *TCAD Jan. 2020 277*
- Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R.*, +, *TCAD Nov. 2020 3519-3530*
- Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A.*, +, *TCAD July 2020 1456-1469*
- Flicker Noise Formulations in Compact Models. *Coram, G.J.*, +, *TCAD Oct. 2020 2812-2821*
- Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run. *Kung, Y.*, +, *TCAD June 2020 1340-1345*
- High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*
- Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*
- Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device. *Durai, S.*, +, *TCAD Sept. 2020 1834-1840*
- Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y.*, +, *TCAD Dec. 2020 4426-4438*
- Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I.*, +, *TCAD Feb. 2020 294-307*
- Performance Modeling for CNN Inference Accelerators on FPGA. *Ma, Y.*, +, *TCAD April 2020 843-856*
- Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*
- Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y.*, +, *TCAD March 2020 714-727*
- SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C.*, +, *TCAD Oct. 2020 2798-2811*

#### Integrated circuit noise

- Flicker Noise Formulations in Compact Models. *Coram, G.J.*, +, *TCAD Oct. 2020 2812-2821*
- Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*



**Integrated circuit packaging**

The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M., +, TCAD Aug. 2020 1577-1590*

**Integrated circuit reliability**

A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults. *Cheong, M., +, TCAD Sept. 2020 1925-1934*

A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y., +, TCAD Feb. 2020 506-519*

Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbatcha, S., +, TCAD April 2020 885-894*

Additive Statistical Leakage Analysis Using Exponential Mixture Model. *Kwon, H., +, TCAD Dec. 2020 4985-4998*

Addressing a New Class of Reliability Threats in 3-D Network-on-Chips. *Taheri, E., +, TCAD July 2020 1358-1371*

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D., +, TCAD Oct. 2020 2772-2783*

CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation. *Hosseini Monazzah, A.M., +, TCAD Dec. 2020 4385-4398*

Compact Topology-Aware Bus Routing for Design Regularity. *Kim, D., +, TCAD Aug. 2020 1744-1749*

Correction to "Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability". *Xu, C., +, TCAD Jan. 2020 277*

Deterministic Stellar BIST for Automotive ICs. *Liu, Y., +, TCAD Aug. 2020 1699-1710*

Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z., +, TCAD Oct. 2020 2029-2041*

Efficient Statistical Analysis for Correlated Rare Failure Events via Asymptotic Probability Approximation. *Peng, F., +, TCAD Dec. 2020 4971-4984*

Error Diluting: Exploiting 3-D NAND Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K., +, TCAD Nov. 2020 3467-3478*

Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R., +, TCAD Nov. 2020 3519-3530*

Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S., +, TCAD June 2020 1191-1204*

Globally Functional Transparent-Scan Sequences. *Pomeranz, I., TCAD Oct. 2020 3012-3022*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G., +, TCAD Aug. 2020 1688-1698*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs. *Villardell, S., +, TCAD Nov. 2020 3662-3673*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y., +, TCAD Oct. 2020 2218-2229*

Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P., +, TCAD Feb. 2020 464-477*

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults. *Ni, T., +, TCAD Oct. 2020 2938-2951*

LFSR-Based Test Generation for Reduced Fail Data Volume. *Pomeranz, I., +, TCAD Dec. 2020 5261-5266*

Logic Locking With Provable Security Against Power Analysis Attacks. *Sengupta, A., +, TCAD April 2020 766-778*

Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y., +, TCAD Dec. 2020 4426-4438*

Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G., +, TCAD Dec. 2020 4645-4656*

NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L., +, TCAD Oct. 2020 3000-3011*

Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y., +, TCAD Jan. 2020 88-100*

Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishv, D., +, TCAD Jan. 2020 45-55*

Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and Solutions. *Kong, Y., +, TCAD Nov. 2020 4042-4051*

RowHammer: A Retrospective. *Mutlu, O., +, TCAD Aug. 2020 1555-1571*

Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits - Part I. *Viale, B., +, TCAD Oct. 2020 3067-3080*

Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information. *Ebrahimi, M., +, TCAD Oct. 2020 2976-2989*

Selective Flip-Flop Optimization for Reliable Digital Circuit Design. *Golanbari, M.S., +, TCAD July 2020 1484-1497*

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S., +, TCAD Aug. 2020 1591-1606*

Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S., +, TCAD Dec. 2020 4635-4644*

**Integrated circuit testing**

A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash. *Cui, A., +, TCAD Dec. 2020 4524-4536*

A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y., +, TCAD Feb. 2020 506-519*

ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y., +, TCAD Dec. 2020 5083-5096*

Accelerating Electromigration Aging: Fast Failure Detection for Nanometer ICs. *Sadiqbatcha, S., +, TCAD April 2020 885-894*

An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A., +, TCAD Oct. 2020 3056-3066*

Automated Testing Flow: The Present and the Future. *Portolan, M., TCAD Oct. 2020 2952-2963*

Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D., +, TCAD Feb. 2020 533-546*

Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A., +, TCAD May 2020 966-976*

From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A., +, TCAD Feb. 2020 520-532*

Functional Broadside Tests Under Broadcast Scan. *Pomeranz, I., TCAD Oct. 2020 3139-3143*

Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run. *Kung, Y., +, TCAD June 2020 1340-1345*

Globally Functional Transparent-Scan Sequences. *Pomeranz, I., TCAD Oct. 2020 3012-3022*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G., +, TCAD Aug. 2020 1688-1698*

Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P., +, TCAD Feb. 2020 464-477*

Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G., +, TCAD Dec. 2020 4645-4656*

NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L., +, TCAD Oct. 2020 3000-3011*

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J., +, TCAD Feb. 2020 547-551*

Reverse Low-Power Broadside Tests. *Pomeranz, I., TCAD March 2020 742-746*

Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y., +, TCAD March 2020 714-727*

Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C., +, TCAD Oct. 2020 2530-2543*

Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports. *Soomro, I.A., +, TCAD Dec. 2020 5225-5237*

**Integrated circuit yield**

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D., +, TCAD Oct. 2020 2772-2783*

Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z., +, TCAD Oct. 2020 3144-3148*

From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*

FUZY: A Fuzzy *c*-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A.*, +, *TCAD Jan. 2020 1-13*

Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I.*, +, *TCAD Feb. 2020 294-307*

SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*

#### Integrated circuits

Floating Random Walk Capacitance Solver Tackling Conformal Dielectric With On-the-Fly Sampling on Eight-Octant Transition Cubes. *Yang, M.*, +, *TCAD Dec. 2020 4935-4943*

#### Integrated logic circuits

Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug. *Beigmohammadi, S.*, +, *TCAD Jan. 2020 272-276*

LOOPLock: Logic Optimization-Based Cyclic Logic Locking. *Chiang, H.*, +, *TCAD Oct. 2020 2178-2191*

Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*

#### Integrated memory circuits

Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S.*, +, *TCAD June 2020 1286-1299*

Compact Topology-Aware Bus Routing for Design Regularity. *Kim, D.*, +, *TCAD Aug. 2020 1744-1749*

#### Integrated optics

A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*

CAMON: Low-Cost Silicon Photonic Chipllet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*

Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T.*, +, *TCAD Dec. 2020 4338-4350*

Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X.*, +, *TCAD May 2020 977-990*

PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONOCs. *Truppel, A.*, +, *TCAD Dec. 2020 5197-5210*

System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization. *Kim, M.S.*, +, *TCAD Oct. 2020 2761-2771*

#### Integrated optoelectronics

CAMON: Low-Cost Silicon Photonic Chipllet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*

Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X.*, +, *TCAD May 2020 977-990*

#### Interference (signal)

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S.*, +, *TCAD Oct. 2020 2307-2318*

#### Intermodulation distortion

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

#### Intermodulation measurement

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

#### Internet of Things

Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications. *Belkhouja, T.*, +, *TCAD Nov. 2020 3190-3201*

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C.*, +, *TCAD Nov. 2020 3479-3491*

Fast Operation Mode Selection for Highly Efficient IoT Edge Devices. *Samie, F.*, +, *TCAD March 2020 572-584*

LATICS: A Low-Overhead Adaptive Task-Based Intermittent Computing System. *Liu, S.*, +, *TCAD Nov. 2020 3711-3723*

MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*

Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*

Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*

#### Internetworking

Fast Operation Mode Selection for Highly Efficient IoT Edge Devices. *Samie, F.*, +, *TCAD March 2020 572-584*

#### Interpolation

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S.*, +, *TCAD May 2020 1073-1083*

Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*

Reducing Interpolant Circuit Size Through SAT-Based Weakening. *Cabodi, G.*, +, *TCAD July 2020 1524-1531*

#### Invasive software

Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R.*, +, *TCAD Nov. 2020 3519-3530*

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*

MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*

Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. *Deng, D.*, +, *TCAD Dec. 2020 4496-4509*

#### IP networks

Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs. *Charles, S.*, +, *TCAD Dec. 2020 4510-4523*

#### Iterative decoding

Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*

#### Iterative methods

A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*

ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification. *Wu, Y.*, +, *TCAD July 2020 1470-1483*

An Algorithm for the Search of a Low Capacitor Count DAC Switching Scheme for SAR ADCs. *Pilipko, M.M.*, +, *TCAD Dec. 2020 5309-5313*

An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X.*, +, *TCAD Dec. 2020 4999-5010*

ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods. *Zhang, Q.*, +, *TCAD May 2020 991-1002*

Assume-Guarantee Distributed Synthesis. *Majumdar, R.*, +, *TCAD Nov. 2020 3215-3226*

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*

Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Dec. 2020 4958-4970*

Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z.*, +, *TCAD Oct. 2020 3144-3148*

Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference. *Gao, Z.*, +, *TCAD Oct. 2020 2029-2041*

Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A.*, +, *TCAD Jan. 2020 225-238*

GRASS: Graph Spectral Sparsification Leveraging Scalable Spectral Perturbation Analysis. *Feng, Z.*, *TCAD Dec. 2020 4944-4957*

Hardware/Software Co-Exploration of Neural Architectures. *Jiang, W.*, +, *TCAD Dec. 2020 4805-4815*

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*

- Power Delivery Exploration Methodology Based on Constrained Optimization. *Bairamkulov, R.*, +, *TCAD Sept. 2020 1916-1924*
- Reachability Analysis of Linear Hybrid Systems via Block Decomposition. *Bogomolov, S.*, +, *TCAD Nov. 2020 4018-4029*
- SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y.*, +, *TCAD Oct. 2020 2749-2760*
- Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S.*, +, *TCAD Nov. 2020 4129-4141*
- Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. *Pomeranz, I.*, *TCAD April 2020 936-945*
- Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*

**J****Jamming**

- Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming. *Wang, J.*, +, *TCAD Nov. 2020 3276-3287*

**Jitter**

- SEAL: User Experience-Aware Two-Level Swap for Mobile Devices. *Li, C.*, +, *TCAD Nov. 2020 4102-4114*

**K****Knapsack problems**

- ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification. *Wu, Y.*, +, *TCAD July 2020 1470-1483*

**L****Lab-on-a-chip**

- An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y.*, +, *TCAD Feb. 2020 359-372*
- Analysis and Design of Tamper-Mitigating Microfluidic Routing Fabrics. *Tang, J.*, +, *TCAD May 2020 1003-1016*
- Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing. *Grimmer, A.*, +, *TCAD Feb. 2020 387-396*
- Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T.*, +, *TCAD Nov. 2020 3531-3543*
- IITAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z.*, +, *TCAD Dec. 2020 4921-4934*
- Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q.*, +, *TCAD March 2020 613-625*
- Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L.*, +, *TCAD Oct. 2020 2708-2721*
- Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W.*, +, *TCAD Oct. 2020 2544-2557*
- Multitarget Sample Preparation Using MEDA Biochips. *Liang, T.*, +, *TCAD Oct. 2020 2682-2695*
- Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G.*, +, *TCAD Oct. 2020 2696-2707*
- Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip. *Bhattacharjee, S.*, +, *TCAD April 2020 816-829*
- Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. *Tang, J.*, +, *TCAD Jan. 2020 171-184*
- Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C.*, +, *TCAD Oct. 2020 2530-2543*
- Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. *Huang, X.*, +, *TCAD June 2020 1314-1327*
- Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M.*, +, *TCAD Dec. 2020 4908-4920*
- URBER: Ultrafast Rule-Based Escape Routing Method for Large-Scale Sample Delivery Biochips. *Weng, J.*, +, *TCAD Jan. 2020 157-170*

**Laplace transforms**

- Power Delivery Exploration Methodology Based on Constrained Optimization. *Bairamkulov, R.*, +, *TCAD Sept. 2020 1916-1924*

**Large-scale systems**

- Robust Identification of Thermal Models for In-Production High-Performance-Computing Clusters With Machine Learning-Based Data Selection. *Pittino, F.*, +, *TCAD Oct. 2020 2042-2054*

**Laser beam applications**

- A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*
- Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*

**LC circuits**

- A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*
- Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. *Tida, U.R.*, +, *TCAD Feb. 2020 281-293*

**Leakage currents**

- Additive Statistical Leakage Analysis Using Exponential Mixture Model. *Kwon, H.*, +, *TCAD Dec. 2020 4985-4998*

**Learning (artificial intelligence)**

- Q-Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD. *Kang, W.*, +, *TCAD Oct. 2020 2240-2253*
- A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*
- Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications. *Belkhouja, T.*, +, *TCAD Nov. 2020 3190-3201*
- Approximation Attacks on Strong PUFs. *Shi, J.*, +, *TCAD Oct. 2020 2138-2151*
- Architecting Effectual Computation for Machine Learning Accelerators. *Lu, H.*, +, *TCAD Oct. 2020 2654-2667*
- Binarizing Weights Wisely for Edge Intelligence: Guide for Partial Binarization of Deconvolution-Based Generators. *Liu, J.*, +, *TCAD Dec. 2020 4748-4759*
- BlockHammer: Improving Flash Reliability by Exploiting Process Variation Aware Proactive Failure Prediction. *Ma, R.*, +, *TCAD Dec. 2020 4563-4574*
- Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection. *Ozen, E.*, +, *TCAD Nov. 2020 3250-3262*
- Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*
- DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices. *Ganfure, G.O.*, +, *TCAD Nov. 2020 3311-3322*
- DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y.*, +, *TCAD Oct. 2020 2668-2681*
- Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*
- Eh?Predictor: A Deep Learning Framework to Identify Detailed Routing Short Violations From a Placed Netlist. *Tabrizi, A.F.*, +, *TCAD June 2020 1177-1190*
- Enabling On-Device CNN Training by Self-Supervised Instance Filtering and Error Map Pruning. *Wu, Y.*, +, *TCAD Nov. 2020 3445-3457*
- Estimate and Recompute: A Novel Paradigm for Approximate Computing on Data Flow Graphs. *Gao, M.*, +, *TCAD Feb. 2020 335-345*
- Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C.*, +, *TCAD Nov. 2020 3479-3491*
- Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices. *Li, G.*, +, *TCAD Nov. 2020 3614-3626*
- GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*
- H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*
- Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs. *Zhang, B.*, +, *TCAD Oct. 2020 2448-2460*

- Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q.*, +, *TCAD Nov. 2020 3638-3649*
- Hardware/Software Co-Exploration of Neural Architectures. *Jiang, W.*, +, *TCAD Dec. 2020 4805-4815*
- Learning-Based Quality Management for Approximate Communication in Network-on-Chips. *Chen, Y.*, +, *TCAD Nov. 2020 3724-3735*
- Low Bit-Width Convolutional Neural Network on RRAM. *Cai, Y.*, +, *TCAD July 2020 1414-1427*
- Machine Learning for Power, Energy, and Thermal Management on Multi-core Processors: A Survey. *Pagani, S.*, +, *TCAD Jan. 2020 101-116*
- MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*
- Mining Shape Expressions From Positive Examples. *Bartocci, E.*, +, *TCAD Nov. 2020 3809-3820*
- NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*
- Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning. *Jeon, S.*, +, *TCAD Nov. 2020 3893-3905*
- PAC Model Checking of Black-Box Continuous-Time Dynamical Systems. *Xue, B.*, +, *TCAD Nov. 2020 3944-3955*
- Pruning Deep Reinforcement Learning for Dual User Experience and Storage Lifetime Improvement on Mobile Devices. *Wu, C.*, +, *TCAD Nov. 2020 3993-4005*
- QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*
- QuantHD: A Quantization Framework for Hyperdimensional Computing. *Imani, M.*, +, *TCAD Oct. 2020 2268-2278*
- Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D.*, +, *TCAD Jan. 2020 45-55*
- Robust Identification of Thermal Models for In-Production High-Performance-Computing Clusters With Machine Learning-Based Data Selection. *Pittino, F.*, +, *TCAD Oct. 2020 2042-2054*
- Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D.*, +, *TCAD Feb. 2020 346-358*
- Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*
- Scalable and Versatile Design Guidance Tool for the ESD Robustness of Integrated Circuits—Part II. *Viale, B.*, +, *TCAD Oct. 2020 3107-3117*
- Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks. *Barengi, A.*, +, *TCAD Sept. 2020 1778-1791*
- SearchHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training. *Imani, M.*, +, *TCAD Oct. 2020 2422-2433*
- Searching for Bugs Using Probabilistic Suspect Implications. *Veira, N.*, +, *TCAD Dec. 2020 5267-5280*
- Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*
- Semisupervised Hotspot Detection With Self-Paced Multitask Learning. *Chen, Y.*, +, *TCAD July 2020 1511-1523*
- Simultaneous Reconnection Surgery Technique of Routing With Machine Learning-Based Acceleration. *Tu, P.*, +, *TCAD June 2020 1245-1257*
- Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S.*, +, *TCAD Nov. 2020 4129-4141*
- SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing. *Jia, X.*, +, *TCAD April 2020 789-802*
- Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search With Hot Start. *Jiang, W.*, +, *TCAD Nov. 2020 4154-4165*
- StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network. *Chen, G.*, +, *TCAD Nov. 2020 4179-4190*
- SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H.*, +, *TCAD Nov. 2020 4191-4204*
- Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*
- Thwarting Replication Attack Against Memristor-Based Neuromorphic Computing System. *Yang, C.*, +, *TCAD Oct. 2020 2192-2205*
- Toward a High-Performance and Low-Loss Clos–Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*
- TraNNSformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*
- Least squares approximations**
- Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z.*, +, *TCAD Oct. 2020 3144-3148*
- Life testing**
- ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*
- Light emitting diodes**
- Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S.*, +, *TCAD Nov. 2020 3458-3466*
- Light sources**
- Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T.*, +, *TCAD Dec. 2020 4338-4350*
- Linear algebra**
- Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*
- VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D.*, +, *TCAD Nov. 2020 4252-4265*
- Linear programming**
- An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z.*, +, *TCAD Dec. 2020 4325-4337*
- Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C.*, +, *TCAD Nov. 2020 3323-3335*
- Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems. *Sun, J.*, +, *TCAD Nov. 2020 3385-3397*
- Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing. *Cao, K.*, +, *TCAD Oct. 2020 2095-2108*
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*
- Heuristic Methods for Fine-Grain Exploitation of FDSOI. *Fatemi, H.*, +, *TCAD Oct. 2020 2860-2871*
- Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K.*, +, *TCAD Feb. 2020 478-491*
- PAC Model Checking of Black-Box Continuous-Time Dynamical Systems. *Xue, B.*, +, *TCAD Nov. 2020 3944-3955*
- PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONOCs. *Truppel, A.*, +, *TCAD Dec. 2020 5197-5210*
- Scenario-Based Online Reachability Validation for CPS Fault Prediction. *Bu, L.*, +, *TCAD Oct. 2020 2081-2094*
- SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*
- Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*
- Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. *Tang, J.*, +, *TCAD Jan. 2020 171-184*
- Linear systems**
- Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A.*, +, *TCAD Jan. 2020 225-238*
- Reachability Analysis of Linear Hybrid Systems via Block Decomposition. *Bogomolov, S.*, +, *TCAD Nov. 2020 4018-4029*
- Linux**
- UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache. *Zhang, Z.*, +, *TCAD Sept. 2020 1792-1805*

**Lithography**

Supervised Hotspot Detection With Self-Paced Multitask Learning. *Chen, Y., +, TCAD July 2020 1511-1523*

**Local area networks**

Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments. *Li, Z., +, TCAD July 2020 1386-1399*

**Logic arrays**

Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays. *Qian, J., +, TCAD Jan. 2020 267-271*

**Logic CAD**

Approximation Attacks on Strong PUFs. *Shi, J., +, TCAD Oct. 2020 2138-2151*

Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective. *Sengupta, A., +, TCAD Dec. 2020 4439-4452*

**Logic circuits**

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S., +, TCAD May 2020 1073-1083*

Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z., +, TCAD Aug. 2020 1621-1634*

ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification. *Wu, Y., +, TCAD July 2020 1470-1483*

Approximation Attacks on Strong PUFs. *Shi, J., +, TCAD Oct. 2020 2138-2151*

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S., +, TCAD Oct. 2020 2602-2614*

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X., +, TCAD Dec. 2020 5032-5041*

Logic Synthesis of Approximate Circuits. *Venkataramani, S., +, TCAD Oct. 2020 2503-2515*

Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V., +, TCAD Feb. 2020 397-410*

MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S., +, TCAD May 2020 1123-1136*

SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism. *Haaswijk, W., +, TCAD April 2020 871-884*

SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y., +, TCAD Oct. 2020 2749-2760*

Structured Decomposition for Reversible Boolean Functions. *Jiang, J., +, TCAD Oct. 2020 2410-2421*

Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. *Pomeranz, I., TCAD April 2020 936-945*

The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M., +, TCAD Aug. 2020 1577-1590*

Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z., TCAD Sept. 2020 1866-1874*

Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M., +, TCAD June 2020 1346-1357*

**Logic design**

A Faithful Binary Circuit Model. *Fugger, M., +, TCAD Oct. 2020 2784-2797*

A Novel Area-Power Efficient Design for Approximated Small-Point FFT Architecture. *Han, X., +, TCAD Dec. 2020 4816-4827*

A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis. *Su, S., +, TCAD March 2020 654-669*

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S., +, TCAD May 2020 1073-1083*

A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T., +, TCAD Oct. 2020 2475-2488*

ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y., +, TCAD Dec. 2020 5083-5096*

Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z., +, TCAD Aug. 2020 1621-1634*

ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification. *Wu, Y., +, TCAD July 2020 1470-1483*

AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A., +, TCAD Nov. 2020 3202-3214*

Automating the Design of Asynchronous Logic Control for AMS Electronics. *Sokolov, D., +, TCAD May 2020 952-965*

BonnCell: Automatic Cell Layout in the 7-nm Era. *Van Cleeff, P., +, TCAD Oct. 2020 2872-2885*

Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K., +, TCAD Aug. 2020 1607-1620*

Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug. *Beigmohammadi, S., +, TCAD Jan. 2020 272-276*

Development of Programmable Logic Array for Multiple-Valued Logic Functions. *Levashenko, V., +, TCAD Dec. 2020 4854-4866*

DSP-Efficient Hardware Acceleration of Convolutional Neural Network Inference on FPGAs. *Wang, D., +, TCAD Dec. 2020 4867-4880*

Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A., +, TCAD July 2020 1456-1469*

FLASH: Fast, Parallel, and Accurate Simulator for HLS. *Choi, Y., +, TCAD Dec. 2020 4828-4841*

FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs. *Li, F., +, TCAD Nov. 2020 3589-3600*

HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y., +, TCAD Nov. 2020 3650-3661*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs. *Vilardell, S., +, TCAD Nov. 2020 3662-3673*

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S., +, TCAD Oct. 2020 2602-2614*

Keynote: A Disquisition on Logic Locking. *Chakraborty, A., +, TCAD Oct. 2020 1952-1972*

Logic Synthesis of Approximate Circuits. *Venkataramani, S., +, TCAD Oct. 2020 2503-2515*

Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V., +, TCAD Feb. 2020 397-410*

LOOPlock: Logic Optimization-Based Cyclic Logic Locking. *Chiang, H., +, TCAD Oct. 2020 2178-2191*

M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A., +, TCAD Dec. 2020 4760-4776*

maj-*n* Logic Synthesis for Emerging Technology. *Neutzling, A., +, TCAD March 2020 747-751*

Parallel Combinational Equivalence Checking. *Possani, V.N., +, TCAD Oct. 2020 3081-3092*

Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA. *Zhao, J., +, TCAD July 2020 1428-1441*

Reducing Interpolant Circuit Size Through SAT-Based Weakening. *Cabodi, G., +, TCAD July 2020 1524-1531*

SAT-Based Exact Synthesis: Encodings, Topology Families, and Parallelism. *Haaswijk, W., +, TCAD April 2020 871-884*

SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y., +, TCAD Oct. 2020 2749-2760*

Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information. *Ebrahimi, M., +, TCAD Oct. 2020 2976-2989*

Selective Flip-Flop Optimization for Reliable Digital Circuit Design. *Golanbari, M.S., +, TCAD July 2020 1484-1497*

SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R., +, TCAD Oct. 2020 2434-2447*

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S., +, TCAD Aug. 2020 1591-1606*

Structured Decomposition for Reversible Boolean Functions. *Jiang, J., +, TCAD Oct. 2020 2410-2421*

Support-Reducing Decomposition for FPGA Mapping. *Machado, L., +, TCAD Jan. 2020 213-224*

The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M., +, TCAD Aug. 2020 1577-1590*

Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J., +, TCAD Feb. 2020 308-320*

- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*
- Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*
- Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*
- WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X.*, +, *TCAD Nov. 2020 4290-4302*
- X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*
- Logic gates**
- A Faithful Binary Circuit Model. *Fugger, M.*, +, *TCAD Oct. 2020 2784-2797*
- A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N.*, +, *TCAD Dec. 2020 5025-5031*
- Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K.*, +, *TCAD Aug. 2020 1607-1620*
- Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A.*, +, *TCAD July 2020 1456-1469*
- LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X.*, +, *TCAD Dec. 2020 5032-5041*
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*
- maj-*n* Logic Synthesis for Emerging Technology. *Neutzling, A.*, +, *TCAD March 2020 747-751*
- Multitoken-Based Power Management for NAND Flash Storage Devices. *You, T.*, +, *TCAD Oct. 2020 2898-2910*
- Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*
- PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability. *Shabani, A.*, +, *TCAD Jan. 2020 25-33*
- SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*
- Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J.*, +, *TCAD Feb. 2020 308-320*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*
- Logic testing**
- ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*
- Broadside Tests for Transition and Stuck-At Faults. *Pomeranz, I.*, *TCAD Aug. 2020 1739-1743*
- Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug. *Beigmohammadi, S.*, +, *TCAD Jan. 2020 272-276*
- Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests. *Pomeranz, I.*, *TCAD Dec. 2020 5238-5246*
- Functional Broadside Tests Under Broadcast Scan. *Pomeranz, I.*, *TCAD Oct. 2020 3139-3143*
- Globally Functional Transparent-Scan Sequences. *Pomeranz, I.*, *TCAD Oct. 2020 3012-3022*
- Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P.*, +, *TCAD Feb. 2020 464-477*
- LFSR-Based Test Generation for Reduced Fail Data Volume. *Pomeranz, I.*, +, *TCAD Dec. 2020 5261-5266*
- Low Cost Hypercompression of Test Data. *Huang, Y.*, +, *TCAD Oct. 2020 2964-2975*
- Multicycle Broadside and Skewed-Load Tests for Test Compaction. *Pomeranz, I.*, *TCAD Jan. 2020 262-266*
- NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L.*, +, *TCAD Oct. 2020 3000-3011*
- New Targets for Diagnostic Test Generation. *Pomeranz, I.*, *TCAD Oct. 2020 3035-3043*
- PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability. *Shabani, A.*, +, *TCAD Jan. 2020 25-33*
- Reverse Low-Power Broadside Tests. *Pomeranz, I.*, *TCAD March 2020 742-746*
- Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs. *Shen, M.*, +, *TCAD Feb. 2020 411-423*
- Switching Activity of Faulty Circuits in Presence of Multiple Transition Faults. *Pomeranz, I.*, *TCAD April 2020 936-945*
- Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*
- Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*
- Low noise amplifiers**
- Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A.*, +, *TCAD May 2020 966-976*
- Low-power electronics**
- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*
- A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. *Wu, B.*, +, *TCAD Sept. 2020 1806-1819*
- A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T.*, +, *TCAD Oct. 2020 2475-2488*
- Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*
- AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y.*, +, *TCAD Nov. 2020 3239-3249*
- Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. *Tida, U.R.*, +, *TCAD Feb. 2020 281-293*
- Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*
- Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory. *Wen, W.*, +, *TCAD Oct. 2020 2347-2360*
- Freezing: Eliminating Unnecessary Drawing Computation for Low Power. *Seo, B.*, +, *TCAD Jan. 2020 56-61*
- Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device. *Durai, S.*, +, *TCAD Sept. 2020 1834-1840*
- Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y.*, +, *TCAD Dec. 2020 4707-4720*
- Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. *Zhang, L.*, +, *TCAD Oct. 2020 2124-2137*
- Miss Penalty Aware Cache Replacement for Hybrid Memory Systems. *Jin, H.*, +, *TCAD Dec. 2020 4669-4682*
- Multitoken-Based Power Management for NAND Flash Storage Devices. *You, T.*, +, *TCAD Oct. 2020 2898-2910*
- NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*
- Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*
- NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization. *Dewan, M.I.*, +, *TCAD Dec. 2020 5111-5122*
- Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*
- Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K.*, +, *TCAD Feb. 2020 478-491*
- Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M.*, +, *TCAD April 2020 779-788*
- Performance Modeling for CNN Inference Accelerators on FPGA. *Ma, Y.*, +, *TCAD April 2020 843-856*
- Reverse Low-Power Broadside Tests. *Pomeranz, I.*, *TCAD March 2020 742-746*
- Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems. *Hsieh, Y.*, +, *TCAD Nov. 2020 4115-4128*
- Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*

## M

### Magnetic storage

Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*

### Magnetic switching

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S.*, +, *TCAD Aug. 2020 1591-1606*

### Magnetic tunneling

Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*

SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing. *Jia, X.*, +, *TCAD April 2020 789-802*

### Magnetoelectronics

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*

Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. *Kuan, K.*, +, *TCAD June 2020 1328-1339*

MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S.*, +, *TCAD May 2020 1123-1136*

SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing. *Jia, X.*, +, *TCAD April 2020 789-802*

Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*

### Magnetoresistive devices

Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S.*, +, *TCAD Dec. 2020 4635-4644*

### Maintenance engineering

A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults. *Cheong, M.*, +, *TCAD Sept. 2020 1925-1934*

Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*

### Majority logic

majority Logic Synthesis for Emerging Technology. *Neutzling, A.*, +, *TCAD March 2020 747-751*

### Manipulators

Automated Controller and Sensor Configuration Synthesis Using Dimensional Analysis. *Pirron, M.*, +, *TCAD Nov. 2020 3227-3238*

### Manufacturing systems

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*

### Marine engineering

Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S.*, +, *TCAD Nov. 2020 3458-3466*

### Markov processes

ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods. *Zhang, Q.*, +, *TCAD May 2020 991-1002*

### Masks

A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization. *Ma, Y.*, +, *TCAD Dec. 2020 5069-5082*

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*

SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*

WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X.*, +, *TCAD Nov. 2020 4290-4302*

### Mathematical programming

Optimization Approach to Accelerator Codesign. *Prajapati, N.*, +, *TCAD June 2020 1300-1313*

### Mathematics computing

A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*

ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods. *Zhang, Q.*, +, *TCAD May 2020 991-1002*

Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators. *Park, J.*, +, *TCAD Sept. 2020 1889-1901*

### Matrix algebra

Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J.*, +, *TCAD June 2020 1258-1271*

Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A.*, +, *TCAD Jan. 2020 225-238*

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J.*, +, *TCAD Feb. 2020 547-551*

Stability and Convergence Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. *Wang, X.*, +, *TCAD Oct. 2020 2735-2748*

### Matrix multiplication

A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*

Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure. *Tomoutzoglou, O.*, +, *TCAD May 2020 1017-1030*

Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs. *Zhang, B.*, +, *TCAD Oct. 2020 2448-2460*

SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L.*, +, *TCAD Jan. 2020 117-130*

Swallow: A Versatile Accelerator for Sparse Neural Networks. *Liu, B.*, +, *TCAD Dec. 2020 4881-4893*

### Mean square error methods

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X.*, +, *TCAD Dec. 2020 5032-5041*

### Medical computing

Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W.*, +, *TCAD Oct. 2020 2544-2557*

### Medical signal processing

ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture. *Cordeiro, R.*, +, *TCAD Nov. 2020 3373-3384*

IJTAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z.*, +, *TCAD Dec. 2020 4921-4934*

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. *De Giovanni, E.*, +, *TCAD Nov. 2020 3821-3832*

### Memory architecture

A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. *Wu, B.*, +, *TCAD Sept. 2020 1806-1819*

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*

AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y.*, +, *TCAD Nov. 2020 3239-3249*

Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K.*, +, *TCAD Nov. 2020 3467-3478*

Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*

Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory. *Wen, W.*, +, *TCAD Oct. 2020 2347-2360*

Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I.*, +, *TCAD Sept. 2020 1750-1763*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*

Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multi-core Architectures. *Wang, H.*, +, *TCAD Nov. 2020 3787-3798*

Miss Penalty Aware Cache Replacement for Hybrid Memory Systems. *Jin, H.*, +, *TCAD Dec. 2020 4669-4682*

- MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S.*, +, *TCAD May 2020 1123-1136*
- Polyhedral Compilation for Racetrack Memories. *Khan, A.A.*, +, *TCAD Nov. 2020 3968-3980*
- ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory. *Li, H.*, +, *TCAD Nov. 2020 4030-4041*
- Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems. *Hsieh, Y.*, +, *TCAD Nov. 2020 4115-4128*
- Memristor circuits**
- High Frequency Meminductor Emulator Employing VDTA and its Application. *Vista, J.*, +, *TCAD Oct. 2020 2020-2028*
- Memristors**
- A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. *Wu, B.*, +, *TCAD Sept. 2020 1806-1819*
- Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs. *Zhang, B.*, +, *TCAD Oct. 2020 2448-2460*
- Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F.*, +, *TCAD Nov. 2020 3627-3637*
- Memristor Model Optimization Based on Parameter Extraction From Device Characterization Data. *Yakopcic, C.*, +, *TCAD May 2020 1084-1095*
- SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*
- Thwarting Replication Attack Against Memristor-Based Neuromorphic Computing System. *Yang, C.*, +, *TCAD Oct. 2020 2192-2205*
- TrANNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*
- Message authentication**
- Efficient Return Address Verification Based on Dislocated Stack. *Li, J.*, +, *TCAD Nov. 2020 3398-3407*
- Microchannel flow**
- Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing. *Grimmer, A.*, +, *TCAD Feb. 2020 387-396*
- Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*
- Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. *Huang, X.*, +, *TCAD June 2020 1314-1327*
- Microcontrollers**
- eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G.*, +, *TCAD Nov. 2020 3492-3505*
- Exploring Edge Computing for Multitier Industrial Control. *Ma, Y.*, +, *TCAD Nov. 2020 3506-3518*
- Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R.*, +, *TCAD Nov. 2020 3519-3530*
- Microelectrodes**
- Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T.*, +, *TCAD Nov. 2020 3531-3543*
- IITAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z.*, +, *TCAD Dec. 2020 4921-4934*
- Multitarget Sample Preparation Using MEDA Biochips. *Liang, T.*, +, *TCAD Oct. 2020 2682-2695*
- Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M.*, +, *TCAD Dec. 2020 4908-4920*
- Microfabrication**
- Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G.*, +, *TCAD Oct. 2020 2696-2707*
- Microfluidics**
- An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. *Moradi, Y.*, +, *TCAD Feb. 2020 359-372*
- Analysis and Design of Tamper-Mitigating Microfluidic Routing Fabrics. *Tang, J.*, +, *TCAD May 2020 1003-1016*
- Extending the Lifetime of MEDA Biochips by Selective Sensing on Microelectrodes. *Liang, T.*, +, *TCAD Nov. 2020 3531-3543*
- IITAG-Based Fault Recovery and Robust Microelectrode-Cell Design for MEDA Biochips. *Zhong, Z.*, +, *TCAD Dec. 2020 4921-4934*
- Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q.*, +, *TCAD March 2020 613-625*
- Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L.*, +, *TCAD Oct. 2020 2708-2721*
- Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems. *Voigt, A.*, +, *TCAD Aug. 2020 1635-1648*
- Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W.*, +, *TCAD Oct. 2020 2544-2557*
- Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*
- Multitarget Sample Preparation Using MEDA Biochips. *Liang, T.*, +, *TCAD Oct. 2020 2682-2695*
- Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G.*, +, *TCAD Oct. 2020 2696-2707*
- Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip. *Bhattacharjee, S.*, +, *TCAD April 2020 816-829*
- Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. *Tang, J.*, +, *TCAD Jan. 2020 171-184*
- Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C.*, +, *TCAD Oct. 2020 2530-2543*
- Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M.*, +, *TCAD Dec. 2020 4908-4920*
- URBER: Ultrafast Rule-Based Escape Routing Method for Large-Scale Sample Delivery Biochips. *Weng, J.*, +, *TCAD Jan. 2020 157-170*
- Micromagnetics**
- Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*
- Microprocessor chips**
- A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs. *Andrade, G.A.G.*, +, *TCAD Dec. 2020 5295-5303*
- ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*
- AdaMD: Adaptive Mapping and DVFS for Energy-Efficient Heterogeneous Multicores. *Basireddy, K.R.*, +, *TCAD Oct. 2020 2206-2217*
- Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*
- CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*
- Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification. *Andrade, G.A.G.*, +, *TCAD March 2020 728-741*
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*
- Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure. *Tomoutzoglou, O.*, +, *TCAD May 2020 1017-1030*
- Enabling Failure-Resilient Intermittent Systems Without Runtime Checkpointing. *Chen, W.*, +, *TCAD Dec. 2020 4399-4412*
- Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z.*, +, *TCAD Nov. 2020 3433-3444*
- Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*
- FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V.*, +, *TCAD Nov. 2020 3577-3588*
- Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q.*, +, *TCAD Nov. 2020 3638-3649*
- High-Throughput CNN Inference on Embedded ARM Big.LITTLE Multi-core Processors. *Wang, S.*, +, *TCAD Oct. 2020 2254-2267*
- Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*
- Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*



- Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H.*, +, *TCAD July 2020 1400-1413*
- M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A.*, +, *TCAD Dec. 2020 4760-4776*
- MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*
- MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC. *Pantho, J.H.*, +, *TCAD Nov. 2020 3799-3808*
- NPU Thermal Management. *Amrouch, H.*, +, *TCAD Nov. 2020 3842-3855*
- On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment. *El-Ashry, S.*, +, *TCAD May 2020 1137-1150*
- QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*
- Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D.*, +, *TCAD Jan. 2020 45-55*
- Selective Flip-Flop Optimization for Reliable Digital Circuit Design. *Golanbari, M.S.*, +, *TCAD July 2020 1484-1497*
- Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. *Zhang, Y.*, +, *TCAD March 2020 714-727*
- The Software/Hardware Co-Design and Implementation of SM2/3/4 Encryption/Decryption and Digital Signature System. *Zheng, X.*, +, *TCAD Oct. 2020 2055-2066*
- Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective. *Sengupta, A.*, +, *TCAD Dec. 2020 4439-4452*
- Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*
- Microsensors**
- Toward Secure Checkpointing for Micro-Electrode-Dot-Array Biochips. *Shayan, M.*, +, *TCAD Dec. 2020 4908-4920*
- Microvalves**
- Method for the Computer-Aided Schematic Design and Simulation of Hydrogel-Based Microfluidic Systems. *Voigt, A.*, +, *TCAD Aug. 2020 1635-1648*
- Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*
- Middleware**
- Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C.*, +, *TCAD Nov. 2020 3479-3491*
- Millimeter wave receivers**
- Synthesis of mm-Wave Wideband Receivers in 28-nm CMOS Technology for Automotive Radar Applications. *Passos, F.*, +, *TCAD Dec. 2020 4375-4384*
- MIMO communication**
- A Hardware Generator for SORN Arithmetic. *Rust, J.*, +, *TCAD Dec. 2020 4842-4853*
- Minimization**
- Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P.*, +, *TCAD May 2020 1109-1122*
- Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*
- Hydrone: Reconfigurable Energy Storage for UAV Applications. *Kim, J.*, +, *TCAD Nov. 2020 3686-3697*
- Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information. *Bhuiyan, A.*, +, *TCAD Nov. 2020 3906-3917*
- Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*
- PASTEL: Parasitic Matching-Driven Placement and Routing of Capacitor Arrays With Generalized Ratios in Charge-Redistribution SAR-ADCs. *Ding, Y.X.*, +, *TCAD July 2020 1372-1385*
- VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D.*, +, *TCAD Nov. 2020 4252-4265*
- MIS capacitors**
- Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X.*, +, *TCAD May 2020 977-990*
- Mixed analog digital integrated circuits**
- A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S.*, +, *TCAD May 2020 1073-1083*
- Automating the Design of Asynchronous Logic Control for AMS Electronics. *Sokolov, D.*, +, *TCAD May 2020 952-965*
- Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I.*, +, *TCAD Feb. 2020 294-307*
- Mixing**
- Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L.*, +, *TCAD Oct. 2020 2708-2721*
- Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip. *Bhattacharjee, S.*, +, *TCAD April 2020 816-829*
- Mixture models**
- Additive Statistical Leakage Analysis Using Exponential Mixture Model. *Kwon, H.*, +, *TCAD Dec. 2020 4985-4998*
- Mobile computing**
- An Efficient Directory Entry Lookup Cache With Prefix-Awareness for Mobile Devices. *Shen, Z.*, +, *TCAD Dec. 2020 4575-4586*
- Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications. *Belkhouja, T.*, +, *TCAD Nov. 2020 3190-3201*
- Boosting User Experience via Foreground-Aware Cache Management in UFS Mobile Devices. *Wu, C.*, +, *TCAD Nov. 2020 3263-3275*
- Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z.*, +, *TCAD Nov. 2020 3433-3444*
- Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing. *Cao, K.*, +, *TCAD Oct. 2020 2095-2108*
- Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F.*, +, *TCAD Nov. 2020 3627-3637*
- Pruning Deep Reinforcement Learning for Dual User Experience and Storage Lifetime Improvement on Mobile Devices. *Wu, C.*, +, *TCAD Nov. 2020 3993-4005*
- QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*
- SEAL: User Experience-Aware Two-Level Swap for Mobile Devices. *Li, C.*, +, *TCAD Nov. 2020 4102-4114*
- VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D.*, +, *TCAD Nov. 2020 4252-4265*
- Mobile radio**
- DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices. *Ganfure, G.O.*, +, *TCAD Nov. 2020 3311-3322*
- Molecular electronics**
- SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y.*, +, *TCAD Oct. 2020 2749-2760*
- Monte Carlo methods**
- A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y.*, +, *TCAD Feb. 2020 506-519*
- Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D.*, +, *TCAD Oct. 2020 2772-2783*
- Efficient Parametric Yield Estimation Over Multiple Process Corners via Bayesian Inference Based on Bernoulli Distribution. *Gao, Z.*, +, *TCAD Oct. 2020 3144-3148*
- FUZY: A Fuzzy c-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A.*, +, *TCAD Jan. 2020 1-13*
- High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*
- MOSFET**
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*

**MOSFET circuits**

From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*

**MRAM devices**

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*

CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation. *Hosseini Monazzah, A.M.*, +, *TCAD Dec. 2020 4385-4398*

Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. *Kuan, K.*, +, *TCAD June 2020 1328-1339*

Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*

MRIMA: An MRAM-Based In-Memory Accelerator. *Angizi, S.*, +, *TCAD May 2020 1123-1136*

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S.*, +, *TCAD Aug. 2020 1591-1606*

Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S.*, +, *TCAD Dec. 2020 4635-4644*

**Multi-threading**

ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*

AdaMD: Adaptive Mapping and DVFS for Energy-Efficient Heterogeneous Multicores. *Basireddy, K.R.*, +, *TCAD Oct. 2020 2206-2217*

Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*

Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A.*, +, *TCAD July 2020 1456-1469*

Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q.*, +, *TCAD Nov. 2020 3638-3649*

Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads. *Bukhari, S.A.A.*, +, *TCAD Aug. 2020 1725-1738*

**Multichip modules**

Compact Topology-Aware Bus Routing for Design Regularity. *Kim, D.*, +, *TCAD Aug. 2020 1744-1749*

**Multilayer perceptrons**

TraNNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*

**Multiplexing equipment**

Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z.*, +, *TCAD Aug. 2020 1621-1634*

Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y.*, +, *TCAD Dec. 2020 4426-4438*

**Multiplying circuits**

A Novel Area-Power Efficient Design for Approximated Small-Point FFT Architecture. *Han, X.*, +, *TCAD Dec. 2020 4816-4827*

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S.*, +, *TCAD May 2020 1073-1083*

Fast Lagrangian Relaxation-Based Multithreaded Gate Sizing Using Simple Timing Calibrations. *Sharma, A.*, +, *TCAD July 2020 1456-1469*

Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*

Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D.*, +, *TCAD Feb. 2020 346-358*

Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D.*, +, *TCAD Oct. 2020 2835-2848*

Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*

X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O.*, +, *TCAD Oct. 2020 2558-2571*

**Multiprocessing systems**

A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. *Sagi, M.*, +, *TCAD Nov. 2020 3152-3164*

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B.*, +, *TCAD April 2020 803-815*

AdaMD: Adaptive Mapping and DVFS for Energy-Efficient Heterogeneous Multicores. *Basireddy, K.R.*, +, *TCAD Oct. 2020 2206-2217*

Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P.*, +, *TCAD May 2020 1109-1122*

Architecting Effectual Computation for Machine Learning Accelerators. *Lu, H.*, +, *TCAD Oct. 2020 2654-2667*

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*

CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*

CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation. *Hosseini Monazzah, A.M.*, +, *TCAD Dec. 2020 4385-4398*

Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*

Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multicores Platforms. *Jiang, X.*, +, *TCAD Oct. 2020 2319-2332*

Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H.*, +, *TCAD Nov. 2020 3348-3360*

Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure. *Tomoutzoglou, O.*, +, *TCAD May 2020 1017-1030*

Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*

Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*

FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q.*, +, *TCAD Oct. 2020 2396-2409*

Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*

Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q.*, +, *TCAD Nov. 2020 3638-3649*

High-Throughput CNN Inference on Embedded ARM Big.LITTLE Multicore Processors. *Wang, S.*, +, *TCAD Oct. 2020 2254-2267*

HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs. *Vilardell, S.*, +, *TCAD Nov. 2020 3662-3673*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*

Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H.*, +, *TCAD July 2020 1400-1413*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*

Machine Learning for Power, Energy, and Thermal Management on Multicore Processors: A Survey. *Pagani, S.*, +, *TCAD Jan. 2020 101-116*

Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multicore Architectures. *Wang, H.*, +, *TCAD Nov. 2020 3787-3798*

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. *De Giovanni, E.*, +, *TCAD Nov. 2020 3821-3832*

Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*

ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*

- QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*
- ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory. *Li, H.*, +, *TCAD Nov. 2020 4030-4041*
- Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*
- Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*
- SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H.*, +, *TCAD Nov. 2020 4191-4204*
- Suspension-Aware Earliest-Deadline-First Scheduling Analysis. *Gunzel, M.*, +, *TCAD Nov. 2020 4205-4216*
- Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*
- Toward a High-Performance and Low-Loss Clos–Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*
- Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads. *Bukhari, S.A.A.*, +, *TCAD Aug. 2020 1725-1738*
- Voltage-Stacked Power Delivery Systems: Reliability, Efficiency, and Power Management. *Zou, A.*, +, *TCAD Dec. 2020 5142-5155*
- Multiprocessor interconnection networks**
- Addressing a New Class of Reliability Threats in 3-D Network-on-Chips. *Taheri, E.*, +, *TCAD July 2020 1358-1371*
- CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Multistage interconnection networks**
- Toward a High-Performance and Low-Loss Clos–Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*
- Multivalued logic circuits**
- Development of Programmable Logic Array for Multiple-Valued Logic Functions. *Levashenko, V.*, +, *TCAD Dec. 2020 4854-4866*
- N**
- NAND circuits**
- AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y.*, +, *TCAD Nov. 2020 3239-3249*
- Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S.*, +, *TCAD June 2020 1286-1299*
- BlockHammer: Improving Flash Reliability by Exploiting Process Variation Aware Proactive Failure Prediction. *Ma, R.*, +, *TCAD Dec. 2020 4563-4574*
- Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K.*, +, *TCAD Nov. 2020 3467-3478*
- Multiple Subpage Writing FTL in MLC by Exploiting Dual Mode Operations. *Feng, Y.*, +, *TCAD March 2020 599-612*
- Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and Solutions. *Kong, Y.*, +, *TCAD Nov. 2020 4042-4051*
- Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory. *Wang, Y.*, +, *TCAD Dec. 2020 4611-4622*
- Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*
- Nanobiotechnology**
- Integrated Control-Fluidic Codesign Methodology for Paper-Based Digital Microfluidic Biochips. *Wang, Q.*, +, *TCAD March 2020 613-625*
- Nanoelectronics**
- Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device. *Durai, S.*, +, *TCAD Sept. 2020 1834-1840*
- maj-*n* Logic Synthesis for Emerging Technology. *Neutzling, A.*, +, *TCAD March 2020 747-751*
- NPU Thermal Management. *Amrouch, H.*, +, *TCAD Nov. 2020 3842-3855*
- SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y.*, +, *TCAD Oct. 2020 2749-2760*
- Nanolithography**
- M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A.*, +, *TCAD Dec. 2020 4760-4776*
- On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography. *Guo, D.*, +, *TCAD June 2020 1205-1216*
- Nanopatterning**
- On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography. *Guo, D.*, +, *TCAD June 2020 1205-1216*
- Nanophotonics**
- Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems. *Yang, P.*, +, *TCAD March 2020 626-639*
- Nanowires**
- Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*
- Nearest neighbor methods**
- ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*
- Negative bias temperature instability**
- NBTI and HCI Aging Prediction and Reliability Screening During Production Test. *Yu, L.*, +, *TCAD Oct. 2020 3000-3011*
- Network analyzers**
- NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A.*, +, *TCAD Nov. 2020 3833-3841*
- Network routing**
- 3-Step Rectilinear Minimum Spanning Tree Construction for Obstacle-Avoiding Component-to-Component Routing. *Wuerges, E.*, *TCAD Dec. 2020 5123-5127*
- Addressing a New Class of Reliability Threats in 3-D Network-on-Chips. *Taheri, E.*, +, *TCAD July 2020 1358-1371*
- BonnCell: Automatic Cell Layout in the 7-nm Era. *Van Cleeff, P.*, +, *TCAD Oct. 2020 2872-2885*
- Clock-Aware Placement for Large-Scale Heterogeneous FPGAs. *Chen, J.*, +, *TCAD Dec. 2020 5042-5055*
- Compact Topology-Aware Bus Routing for Design Regularity. *Kim, D.*, +, *TCAD Aug. 2020 1744-1749*
- Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs. *Ku, B.W.*, +, *TCAD June 2020 1151-1164*
- Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*
- Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*
- Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search. *Chen, G.*, +, *TCAD Sept. 2020 1902-1915*
- Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays. *Qian, J.*, +, *TCAD Jan. 2020 267-271*
- Eh?Predictor: A Deep Learning Framework to Identify Detailed Routing Short Violations From a Placed Netlist. *Tabrizi, A.F.*, +, *TCAD June 2020 1177-1190*
- Enhancing Network-on-Chip Performance by Reusing Trace Buffers. *Jindal, N.*, +, *TCAD April 2020 922-935*
- Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP. *Patyal, A.*, +, *TCAD Dec. 2020 5056-5068*
- Gradient Error Compensation in SC-MDACs. *Mohapatra, S.*, +, *TCAD Dec. 2020 4359-4374*
- Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. *Park, D.*, +, *TCAD Dec. 2020 5097-5110*
- HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*
- Mixed-Cell-Height Legalization Considering Technology and Region Constraints. *Zhu, Z.*, +, *TCAD Dec. 2020 5128-5141*

- ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach. *Wang, D.*, +, *TCAD April 2020 830-842*
- PASTEL: Parasitic Matching-Driven Placement and Routing of Capacitor Arrays With Generalized Ratios in Charge-Redistribution SAR-ADCs. *Ding, Y.X.*, +, *TCAD July 2020 1372-1385*
- Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*
- PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs. *Truppel, A.*, +, *TCAD Dec. 2020 5197-5210*
- Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs. *Shen, M.*, +, *TCAD Feb. 2020 411-423*
- Simultaneous Reconnection Surgery Technique of Routing With Machine Learning-Based Acceleration. *Tu, P.*, +, *TCAD June 2020 1245-1257*
- SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C.*, +, *TCAD Oct. 2020 2798-2811*
- System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization. *Kim, M.S.*, +, *TCAD Oct. 2020 2761-2771*
- Thermal-Aware Design and Simulation Approach for Optical NoCs. *Ye, Y.*, +, *TCAD Oct. 2020 2384-2395*
- Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. *Huang, X.*, +, *TCAD June 2020 1314-1327*
- Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*
- Network synthesis**
- A Faithful Binary Circuit Model. *Fugger, M.*, +, *TCAD Oct. 2020 2784-2797*
- An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z.*, +, *TCAD Dec. 2020 4325-4337*
- Logic Synthesis of Approximate Circuits. *Venkataramani, S.*, +, *TCAD Oct. 2020 2503-2515*
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*
- NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*
- Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K.*, +, *TCAD Feb. 2020 478-491*
- Network topology**
- An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z.*, +, *TCAD Dec. 2020 4325-4337*
- HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*
- SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C.*, +, *TCAD Oct. 2020 2798-2811*
- Network-on-chip**
- Addressing a New Class of Reliability Threats in 3-D Network-on-Chips. *Taheri, E.*, +, *TCAD July 2020 1358-1371*
- Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*
- An FPGA-Based Hardware Emulator for Neuromorphic Chip With RRAM. *Luo, T.*, +, *TCAD Feb. 2020 438-450*
- Enhancing Network-on-Chip Performance by Reusing Trace Buffers. *Jindal, N.*, +, *TCAD April 2020 922-935*
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*
- Learning-Based Quality Management for Approximate Communication in Network-on-Chips. *Chen, Y.*, +, *TCAD Nov. 2020 3724-3735*
- Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multi-core Architectures. *Wang, H.*, +, *TCAD Nov. 2020 3787-3798*
- Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems. *Yang, P.*, +, *TCAD March 2020 626-639*
- On Error Injection for NoC Platforms: A UVM-Based Generic Verification Environment. *El-Ashry, S.*, +, *TCAD May 2020 1137-1150*
- PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs. *Truppel, A.*, +, *TCAD Dec. 2020 5197-5210*
- Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs. *Charles, S.*, +, *TCAD Dec. 2020 4510-4523*
- SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C.*, +, *TCAD Oct. 2020 2798-2811*
- System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization. *Kim, M.S.*, +, *TCAD Oct. 2020 2761-2771*
- Thermal-Aware Design and Simulation Approach for Optical NoCs. *Ye, Y.*, +, *TCAD Oct. 2020 2384-2395*
- Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*
- Neural chips**
- Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*
- Neural network architecture**
- Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*
- Hardware/Software Co-Exploration of Neural Architectures. *Jiang, W.*, +, *TCAD Dec. 2020 4805-4815*
- SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L.*, +, *TCAD Jan. 2020 117-130*
- TraNNSformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*
- Neural networks**
- Q-Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD. *Kang, W.*, +, *TCAD Oct. 2020 2240-2253*
- A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. *Sagi, M.*, +, *TCAD Nov. 2020 3152-3164*
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y.*, +, *TCAD Oct. 2020 2640-2653*
- An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A.*, +, *TCAD Oct. 2020 3056-3066*
- Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications. *Belkhouja, T.*, +, *TCAD Nov. 2020 3190-3201*
- Approximation Attacks on Strong PUFs. *Shi, J.*, +, *TCAD Oct. 2020 2138-2151*
- Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection. *Ozen, E.*, +, *TCAD Nov. 2020 3250-3262*
- Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*
- DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices. *Ganfure, G.O.*, +, *TCAD Nov. 2020 3311-3322*
- Diagnosis of Intermittent Scan Chain Faults Through a Multistage Neural Network Reasoning Process. *Chern, M.*, +, *TCAD Oct. 2020 3044-3055*
- Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C.*, +, *TCAD Nov. 2020 3323-3335*
- Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C.*, +, *TCAD Nov. 2020 3479-3491*
- FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks. *Lan, Y.*, +, *TCAD Dec. 2020 4791-4804*
- FSpiNN: An Optimization Framework for Memory-Efficient and Energy-Efficient Spiking Neural Networks. *Putra, R.V.W.*, +, *TCAD Nov. 2020 3601-3613*
- Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices. *Li, G.*, +, *TCAD Nov. 2020 3614-3626*
- GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*
- Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs. *Zhang, B.*, +, *TCAD Oct. 2020 2448-2460*

- Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H., +, TCAD July 2020 1400-1413*
- Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y., +, TCAD Dec. 2020 4707-4720*
- Microfluidic Design for Concentration Gradient Generation Using Artificial Neural Network. *Ji, W., +, TCAD Oct. 2020 2544-2557*
- NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W., +, TCAD Sept. 2020 1841-1854*
- NPU Thermal Management. *Amrouch, H., +, TCAD Nov. 2020 3842-3855*
- On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAM-Based Crossbar Accelerators. *Kang, Y., +, TCAD Nov. 2020 3856-3867*
- ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S., +, TCAD Sept. 2020 1764-1777*
- RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation. *Li, Z., +, TCAD Dec. 2020 4736-4747*
- Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Kriithivasan, S., +, TCAD Nov. 2020 4129-4141*
- Standing on the Shoulders of Giants: Hardware and Neural Architecture Co-Search With Hot Start. *Jiang, W., +, TCAD Nov. 2020 4154-4165*
- StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network. *Chen, G., +, TCAD Nov. 2020 4179-4190*
- SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H., +, TCAD Nov. 2020 4191-4204*
- Swallow: A Versatile Accelerator for Sparse Neural Networks. *Liu, B., +, TCAD Dec. 2020 4881-4893*
- Thwarting Replication Attack Against Memristor-Based Neuromorphic Computing System. *Yang, C., +, TCAD Oct. 2020 2192-2205*
- Neuromorphic engineering**
- High Frequency Meminductor Emulator Employing VDTA and its Application. *Vista, J., +, TCAD Oct. 2020 2020-2028*
- Newton method**
- An Efficient and Accurate Time Step Control Method for Power Device Transient Simulation Utilizing Dominant Time Constant Approximation. *Kumashiro, S., +, TCAD Feb. 2020 451-463*
- Newton-Raphson method**
- A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S., +, TCAD May 2020 1073-1083*
- Noise**
- Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems. *Yu, F., +, TCAD Nov. 2020 3555-3565*
- Nonlinear control systems**
- Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H., +, TCAD July 2020 1400-1413*
- Nonlinear distortion**
- Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A., +, TCAD March 2020 552-559*
- Nonlinear optics**
- Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T., +, TCAD Dec. 2020 4338-4350*
- Nonlinear programming**
- An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z., +, TCAD Dec. 2020 4325-4337*
- Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X., +, TCAD Nov. 2020 3918-3930*
- Nonparametric statistics**
- Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I., +, TCAD Feb. 2020 294-307*
- O**
- Obituaries**
- Wolfgang Rosenstiel. *Camposano, R., +, TCAD Nov. 2020 4308*
- Object detection**
- Energy-Efficient Real-Time UAV Object Detection on Embedded Platforms. *Deng, J., +, TCAD Oct. 2020 3123-3127*
- Oceanographic techniques**
- Energy-Efficient Image Recognition System for Marine Life. *Demir, H.S., +, TCAD Nov. 2020 3458-3466*
- Operating systems (computers)**
- eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G., +, TCAD Nov. 2020 3492-3505*
- A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C., +, TCAD Jan. 2020 75-87*
- Enabling Failure-Resilient Intermittent Systems Without Runtime Checkpointing. *Chen, W., +, TCAD Dec. 2020 4399-4412*
- Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y., +, TCAD Oct. 2020 2218-2229*
- Operational amplifiers**
- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T., +, TCAD Dec. 2020 4311-4324*
- An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y., +, TCAD Oct. 2020 2640-2653*
- High Frequency Meminductor Emulator Employing VDTA and its Application. *Vista, J., +, TCAD Oct. 2020 2020-2028*
- Optical communication equipment**
- A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z., +, TCAD March 2020 640-653*
- Optical filters**
- Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T., +, TCAD Dec. 2020 4338-4350*
- Optical interconnections**
- A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z., +, TCAD March 2020 640-653*
- CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z., +, TCAD Sept. 2020 1820-1833*
- Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems. *Yang, P., +, TCAD March 2020 626-639*
- Thermal-Aware Design and Simulation Approach for Optical NoCs. *Ye, Y., +, TCAD Oct. 2020 2384-2395*
- Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture. *Yao, R., +, TCAD Dec. 2020 4695-4706*
- Optical logic**
- PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs. *Truppel, A., +, TCAD Dec. 2020 5197-5210*
- Optical losses**
- PSION+: Combining Logical Topology and Physical Layout Optimization for Wavelength-Routed ONoCs. *Truppel, A., +, TCAD Dec. 2020 5197-5210*
- Optical resonators**
- System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization. *Kim, M.S., +, TCAD Oct. 2020 2761-2771*
- Optical switches**
- A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z., +, TCAD March 2020 640-653*
- Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X., +, TCAD May 2020 977-990*
- Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture. *Yao, R., +, TCAD Dec. 2020 4695-4706*
- Optical waveguides**
- Integration of Traveling Wave Optical Device Models Into an MNA-Based Circuit Simulator. *Smy, T., +, TCAD Dec. 2020 4338-4350*
- Optimal control**
- Exploring Edge Computing for Multi-tier Industrial Control. *Ma, Y., +, TCAD Nov. 2020 3506-3518*

**Optimization**

- A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*
- A Multilevel Bottom-Up Optimization Methodology for the Automated Synthesis of RF Systems. *Passos, F.*, +, *TCAD March 2020 560-571*
- A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis. *Su, S.*, +, *TCAD March 2020 654-669*
- A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization. *Ma, Y.*, +, *TCAD Dec. 2020 5069-5082*
- An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A.*, +, *TCAD Oct. 2020 3056-3066*
- Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*
- Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. *Ma, Y.*, +, *TCAD Feb. 2020 424-437*
- Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators. *Park, J.*, +, *TCAD Sept. 2020 1889-1901*
- Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D.*, +, *TCAD Oct. 2020 2772-2783*
- BonnCell: Automatic Cell Layout in the 7-nm Era. *Van Cleeff, P.*, +, *TCAD Oct. 2020 2872-2885*
- Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Dec. 2020 4958-4970*
- Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*
- Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z.*, +, *TCAD Oct. 2020 2293-2306*
- Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems. *Yu, F.*, +, *TCAD Nov. 2020 3555-3565*
- Fast Operation Mode Selection for Highly Efficient IoT Edge Devices. *Samie, F.*, +, *TCAD March 2020 572-584*
- FSpiNN: An Optimization Framework for Memory-Efficient and Energy-Efficient Spiking Neural Networks. *Putra, R.V.W.*, +, *TCAD Nov. 2020 3601-3613*
- Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices. *Li, G.*, +, *TCAD Nov. 2020 3614-3626*
- GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*
- Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation. *Zhang, Z.*, +, *TCAD Nov. 2020 3674-3685*
- iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*
- LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency. *Kaplan, F.*, +, *TCAD April 2020 895-908*
- Logic Synthesis of Approximate Circuits. *Venkataramani, S.*, +, *TCAD Oct. 2020 2503-2515*
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*
- Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*
- Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I.*, +, *TCAD Feb. 2020 294-307*
- Memristor Model Optimization Based on Parameter Extraction From Device Characterization Data. *Yakopcic, C.*, +, *TCAD May 2020 1084-1095*
- Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments. *Li, Z.*, +, *TCAD July 2020 1386-1399*
- Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*
- NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization. *Dewan, M.I.*, +, *TCAD Dec. 2020 5111-5122*
- Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*
- Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities. *Swamy Saranam Chongala, S.R.*, +, *TCAD Nov. 2020 3881-3892*

- Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*
- Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning. *Jeon, S.*, +, *TCAD Nov. 2020 3893-3905*
- Parallel Combinational Equivalence Checking. *Possani, V.N.*, +, *TCAD Oct. 2020 3081-3092*
- Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA. *Zhao, J.*, +, *TCAD July 2020 1428-1441*
- Polyhedral Compilation for Racetrack Memories. *Khan, A.A.*, +, *TCAD Nov. 2020 3968-3980*
- Power Delivery Exploration Methodology Based on Constrained Optimization. *Bairamkulov, R.*, +, *TCAD Sept. 2020 1916-1924*
- RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation. *Li, Z.*, +, *TCAD Dec. 2020 4736-4747*
- Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*
- Searching for Bugs Using Probabilistic Suspect Implications. *Veira, N.*, +, *TCAD Dec. 2020 5267-5280*
- Selective Flip-Flop Optimization for Reliable Digital Circuit Design. *Golanbari, M.S.*, +, *TCAD July 2020 1484-1497*
- SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*
- Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S.*, +, *TCAD Nov. 2020 4129-4141*
- Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip. *Bhattacharjee, S.*, +, *TCAD April 2020 816-829*
- Swallow: A Versatile Accelerator for Sparse Neural Networks. *Liu, B.*, +, *TCAD Dec. 2020 4881-4893*
- Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*
- TraNNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*
- UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting. *Bernardo, P.P.*, +, *TCAD Nov. 2020 4240-4251*
- WinoNN: Optimizing FPGA-Based Convolutional Neural Network Accelerators Using Sparse Winograd Algorithm. *Wang, X.*, +, *TCAD Nov. 2020 4290-4302*

**Optimizing compilers**

- SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*

**Oscillators**

- Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y.*, +, *TCAD Dec. 2020 4426-4438*
- Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. *Deng, D.*, +, *TCAD Dec. 2020 4496-4509*

**Outsourcing**

- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*

**P****P-i-n diodes**

- Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X.*, +, *TCAD May 2020 977-990*

**Paged storage**

- Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S.*, +, *TCAD June 2020 1286-1299*
- Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I.*, +, *TCAD Sept. 2020 1750-1763*
- SEAL: User Experience-Aware Two-Level Swap for Mobile Devices. *Li, C.*, +, *TCAD Nov. 2020 4102-4114*

When Storage Response Time Catches Up With Overall Context Switch Overhead, What Is Next?. *Wu, C.*, +, *TCAD Nov. 2020 4266-4277*

#### Parallel architectures

A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C.*, +, *TCAD Jan. 2020 75-87*

Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M.*, +, *TCAD Nov. 2020 3544-3554*

FINDER: Find Efficient Parallel Instructions for ASIPs to Improve Performance of Large Applications. *Gnanasambandapillai, V.*, +, *TCAD Nov. 2020 3577-3588*

GPGPU-Based ATPG System: Myth or Reality?. *Lai, L.*, +, *TCAD Jan. 2020 239-247*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*

ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*

SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*

#### Parallel processing

Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. *Ma, Y.*, +, *TCAD Feb. 2020 424-437*

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H.*, +, *TCAD Nov. 2020 3348-3360*

Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*

GAAS: An Efficient Group Associated Architecture and Scheduler Module for Sparse CNN Accelerators. *Wang, J.*, +, *TCAD Dec. 2020 5170-5182*

GC-Steering: GC-Aware Request Steering and Parallel Reconstruction Optimizations for SSD-Based RAID5. *Wu, S.*, +, *TCAD Dec. 2020 4587-4600*

ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach. *Wang, D.*, +, *TCAD April 2020 830-842*

Polyhedral Compilation for Racetrack Memories. *Khan, A.A.*, +, *TCAD Nov. 2020 3968-3980*

Robust Identification of Thermal Models for In-Production High-Performance-Computing Clusters With Machine Learning-Based Data Selection. *Pittino, F.*, +, *TCAD Oct. 2020 2042-2054*

SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L.*, +, *TCAD Jan. 2020 117-130*

SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*

Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*

#### Parallel programming

Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification. *Andrade, G.A.G.*, +, *TCAD March 2020 728-741*

Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z.*, +, *TCAD Nov. 2020 3433-3444*

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M.*, +, *TCAD Nov. 2020 3544-3554*

Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q.*, +, *TCAD Nov. 2020 3638-3649*

Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*

#### Pareto optimization

Hardware/Software Co-Exploration of Neural Architectures. *Jiang, W.*, +, *TCAD Dec. 2020 4805-4815*

High-Level Synthesis Design Space Exploration: Past, Present, and Future. *Schafer, B.C.*, +, *TCAD Oct. 2020 2628-2639*

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*

Leveraging Prior Knowledge for Effective Design-Space Exploration in High-Level Synthesis. *Ferretti, L.*, +, *TCAD Nov. 2020 3736-3747*

#### Parity check codes

Error Diluting: Exploiting 3-D NAND Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K.*, +, *TCAD Nov. 2020 3467-3478*

Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash. *Wu, F.*, +, *TCAD April 2020 909-921*

#### Particle swarm optimization

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*

Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*

Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*

#### Patient diagnosis

Robustness Analysis for Droplet-Based Microfluidic Networks. *Fink, G.*, +, *TCAD Oct. 2020 2696-2707*

Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. *Huang, X.*, +, *TCAD June 2020 1314-1327*

#### Patient monitoring

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. *De Giovanni, E.*, +, *TCAD Nov. 2020 3821-3832*

#### Pattern classification

iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*

ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*

SearchHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training. *Imani, M.*, +, *TCAD Oct. 2020 2422-2433*

Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*

Simultaneous Reconnection Surgery Technique of Routing With Machine Learning-Based Acceleration. *Tu, P.*, +, *TCAD June 2020 1245-1257*

#### Pattern clustering

FUZY: A Fuzzy *c*-Means Analog IC Yield Optimization Using Evolutionary-Based Algorithms. *Canelas, A.*, +, *TCAD Jan. 2020 1-13*

Hierarchical Symbol-Based Health-Status Analysis Using Time-Series Data in a Core Router System. *Jin, S.*, +, *TCAD March 2020 700-713*

iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*

TraNNsformer: Clustered Pruning on Crossbar-Based Architectures for Energy-Efficient Neural Networks. *Ankit, A.*, +, *TCAD Oct. 2020 2361-2374*

#### Pattern matching

iClaire: A Fast and General Layout Pattern Classification Algorithm With Clip Shifting and Centroid Recreation. *Chang, W.*, +, *TCAD Aug. 2020 1662-1673*

Memristor Model Optimization Based on Parameter Extraction From Device Characterization Data. *Yakopic, C.*, +, *TCAD May 2020 1084-1095*

#### Performance evaluation

Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*

Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*

Popularity-Based Online Scaling for RAID Systems Under General Settings. *Tian, C.*, +, *TCAD Oct. 2020 2911-2924*

#### Peripheral interfaces

Online Firmware Functional Validation Scheme Using Colored Petri Net Model. *Liu, R.*, +, *TCAD July 2020 1532-1545*

#### Perturbation techniques

Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A.*, +, *TCAD Jan. 2020 225-238*

**Petri nets**

Online Firmware Functional Validation Scheme Using Colored Petri Net Model. *Liu, R.*, +, *TCAD July 2020 1532-1545*

**Phase change materials**

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T.*, +, *TCAD Sept. 2020 1855-1865*

**Phase change memories**

Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device. *Durai, S.*, +, *TCAD Sept. 2020 1834-1840*

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T.*, +, *TCAD Sept. 2020 1855-1865*

**Photolithography**

From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*

**Photonic switching systems**

A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*

**Pipeline arithmetic**

TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L.*, +, *TCAD Dec. 2020 4482-4495*

**Pipeline processing**

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S.*, +, *TCAD Oct. 2020 2307-2318*

Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A.*, +, *TCAD Dec. 2020 5183-5196*

Toward an Efficient Deep Pipelined Template-Based Architecture for Accelerating the Entire 2-D and 3-D CNNs on FPGA. *Shen, J.*, +, *TCAD July 2020 1442-1455*

Toward Speculative Loop Pipelining for High-Level Synthesis. *Derrien, S.*, +, *TCAD Nov. 2020 4229-4239*

**Polynomials**

A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. *Sagi, M.*, +, *TCAD Nov. 2020 3152-3164*

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*

Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*

Scenario-Based Online Reachability Validation for CPS Fault Prediction. *Bu, L.*, +, *TCAD Oct. 2020 2081-2094*

**Power amplifiers**

An Analytical Model for Hot Carrier Induced Long-Term Degradation in Power Amplifiers. *Eslahi, H.*, +, *TCAD Oct. 2020 2000-2005*

**Power aware computing**

A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory. *Guo, Y.*, +, *TCAD Jan. 2020 62-74*

A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. *Sagi, M.*, +, *TCAD Nov. 2020 3152-3164*

AdaMD: Adaptive Mapping and DVFS for Energy-Efficient Heterogeneous Multicores. *Basireddy, K.R.*, +, *TCAD Oct. 2020 2206-2217*

Architecting Effectual Computation for Machine Learning Accelerators. *Lu, H.*, +, *TCAD Oct. 2020 2654-2667*

Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*

Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*

Dynamic Power and Energy Management for NCFET-Based Processors. *Salamin, S.*, +, *TCAD Nov. 2020 3361-3372*

Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z.*, +, *TCAD Nov. 2020 3433-3444*

Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*

Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*

Everything Leaves Footprints: Hardware Accelerated Intermittent Deep Inference. *Kang, C.*, +, *TCAD Nov. 2020 3479-3491*

FlexFloat: A Software Library for Transprecision Computing. *Tagliavini, G.*, +, *TCAD Jan. 2020 145-156*

Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs. *Zhang, B.*, +, *TCAD Oct. 2020 2448-2460*

Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning. *Fettes, Q.*, +, *TCAD Nov. 2020 3638-3649*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*

Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H.*, +, *TCAD July 2020 1400-1413*

Learning-Based Quality Management for Approximate Communication in Network-on-Chips. *Chen, Y.*, +, *TCAD Nov. 2020 3724-3735*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X.*, +, *TCAD Dec. 2020 5032-5041*

Low Bit-Width Convolutional Neural Network on RRAM. *Cai, Y.*, +, *TCAD July 2020 1414-1427*

Machine Learning for Power, Energy, and Thermal Management on Multicore Processors: A Survey. *Pagani, S.*, +, *TCAD Jan. 2020 101-116*

Modular Design and Optimization of Biomedical Applications for Ultralow Power Heterogeneous Platforms. *De Giovanni, E.*, +, *TCAD Nov. 2020 3821-3832*

Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*

NPU Thermal Management. *Amrouch, H.*, +, *TCAD Nov. 2020 3842-3855*

Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information. *Bhuiyan, A.*, +, *TCAD Nov. 2020 3906-3917*

Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T.*, +, *TCAD Sept. 2020 1855-1865*

Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M.*, +, *TCAD April 2020 779-788*

QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*

Robust Identification of Thermal Models for In-Production High-Performance-Computing Clusters With Machine Learning-Based Data Selection. *Pittino, F.*, +, *TCAD Oct. 2020 2042-2054*

Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier. *Peroni, D.*, +, *TCAD Feb. 2020 346-358*

Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*

Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S.*, +, *TCAD Nov. 2020 4129-4141*

Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*

UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache. *Zhang, Z.*, +, *TCAD Sept. 2020 1792-1805*

WinDConv: A Fused Datapath CNN Accelerator for Power-Efficient Edge Devices. *Mahale, G.*, +, *TCAD Nov. 2020 4278-4289*

**Power consumption**

Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*

Freezing: Eliminating Unnecessary Drawing Computation for Low Power. *Seo, B.*, +, *TCAD Jan. 2020 56-61*

Learning-Based Quality Management for Approximate Communication in Network-on-Chips. *Chen, Y.*, +, *TCAD Nov. 2020 3724-3735*

Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel. *Zhang, L.*, +, *TCAD Oct. 2020 2124-2137*

Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M.*, +, *TCAD April 2020 779-788*

**Power control**

A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*



**Power engineering computing**

Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P.*, +, *TCAD May 2020 1109-1122*

Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning. *Jeon, S.*, +, *TCAD Nov. 2020 3893-3905*

**Power grids**

Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D.*, +, *TCAD Jan. 2020 45-55*

**Power MOSFET**

An Efficient and Accurate Time Step Control Method for Power Device Transient Simulation Utilizing Dominant Time Constant Approximation. *Kumashiro, S.*, +, *TCAD Feb. 2020 451-463*

**Power semiconductor devices**

An Efficient and Accurate Time Step Control Method for Power Device Transient Simulation Utilizing Dominant Time Constant Approximation. *Kumashiro, S.*, +, *TCAD Feb. 2020 451-463*

**Predictive control**

Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H.*, +, *TCAD July 2020 1400-1413*

**Pricing**

H2O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*

**Principal component analysis**

ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*

**Private key cryptography**

High Performance Modular Multiplication for SIDH. *Liu, W.*, +, *TCAD Oct. 2020 3118-3122*

Mathematical Modeling Analysis of Strong Physical Unclonable Functions. *Xu, Y.*, +, *TCAD Dec. 2020 4426-4438*

SAFARI: Automatic Synthesis of Fault-Attack Resistant Block Cipher Implementations. *Roy, I.*, +, *TCAD April 2020 752-765*

**Probability**

An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X.*, +, *TCAD Dec. 2020 4999-5010*

Analysis and Design of Tamper-Mitigating Microfluidic Routing Fabrics. *Tang, J.*, +, *TCAD May 2020 1003-1016*

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D.*, +, *TCAD Oct. 2020 2772-2783*

Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Dec. 2020 4958-4970*

Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors. *Ruchkin, I.*, +, *TCAD Nov. 2020 3288-3299*

Efficient Statistical Analysis for Correlated Rare Failure Events via Asymptotic Probability Approximation. *Peng, F.*, +, *TCAD Dec. 2020 4971-4984*

Floating Random Walk Capacitance Solver Tackling Conformal Dielectric With On-the-Fly Sampling on Eight-Octant Transition Cubes. *Yang, M.*, +, *TCAD Dec. 2020 4935-4943*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*

Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach. *Rohanipoor, M.R.*, +, *TCAD May 2020 1059-1072*

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*

Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information. *Bhuiyan, A.*, +, *TCAD Nov. 2020 3906-3917*

PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability. *Shabani, A.*, +, *TCAD Jan. 2020 25-33*

Safety Verification for Random Ordinary Differential Equations. *Xue, B.*, +, *TCAD Nov. 2020 4090-4101*

**Processor scheduling**

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S.*, +, *TCAD Oct. 2020 2307-2318*

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*

Capacity Augmentation Function for Real-Time Parallel Tasks With Constrained Deadlines Under GEDF Scheduling. *Sun, J.*, +, *TCAD Dec. 2020 4537-4548*

Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multi-cores Platforms. *Jiang, X.*, +, *TCAD Oct. 2020 2319-2332*

Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*

Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure. *Tomoutzoglou, O.*, +, *TCAD May 2020 1017-1030*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*

MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications. *Nie, Q.*, +, *TCAD Sept. 2020 1875-1888*

Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*

Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information. *Bhuiyan, A.*, +, *TCAD Nov. 2020 3906-3917*

Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M.*, +, *TCAD April 2020 779-788*

Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling. *Pavlogiannis, A.*, +, *TCAD Nov. 2020 3981-3992*

Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*

Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C.*, +, *TCAD Nov. 2020 4166-4178*

Suspension-Aware Earliest-Deadline-First Scheduling Analysis. *Gunzel, M.*, +, *TCAD Nov. 2020 4205-4216*

**Production engineering computing**

Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. *Deng, D.*, +, *TCAD Dec. 2020 4496-4509*

**Program compilers**

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G.*, +, *TCAD Nov. 2020 3492-3505*

Automated Nonintrusive Analysis of Electronic System Level Designs. *Goli, M.*, +, *TCAD Feb. 2020 492-505*

Automatic Compilation of Diverse CNNs Onto High-Performance FPGA Accelerators. *Ma, Y.*, +, *TCAD Feb. 2020 424-437*

Compiler-Based Techniques to Secure Cryptographic Embedded Software Against Side-Channel Attacks. *Agosta, G.*, +, *TCAD Aug. 2020 1550-1554*

CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs. *Balasubramanian, M.*, +, *TCAD Nov. 2020 3300-3310*

DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y.*, +, *TCAD Oct. 2020 2668-2681*

Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V. *De, A.*, +, *TCAD Dec. 2020 4453-4465*

Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*

Polyhedral Compilation for Racetrack Memories. *Khan, A.A.*, +, *TCAD Nov. 2020 3968-3980*

Risk-5: Controlled Approximations for RISC-V. *Felzmann, I.*, +, *TCAD Nov. 2020 4052-4063*

SIMPLER MAGIC: Synthesis and Mapping of In-Memory Logic Executed in a Single Row to Improve Throughput. *Ben-Hur, R.*, +, *TCAD Oct. 2020 2434-2447*

Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M.*, +, *TCAD Nov. 2020 4217-4228*

**Program control structures**

CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs. *Balasubramanian, M.*, +, *TCAD Nov. 2020 3300-3310*

**Program debugging**

Assertion Ranking Using RTL Source Code Analysis. *Pal, D.*, +, *TCAD Aug. 2020 1711-1724*

Automated Nonintrusive Analysis of Electronic System Level Designs. *Goli, M.*, +, *TCAD Feb. 2020 492-505*

Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*

Searching for Bugs Using Probabilistic Suspect Implications. *Veira, N.*, +, *TCAD Dec. 2020 5267-5280*

Specification-Guided Automated Debugging of CPS Models. *Singh, N.K.*, +, *TCAD Nov. 2020 4142-4153*

**Program diagnostics**

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J.*, +, *TCAD Nov. 2020 3420-3432*

Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*

Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling. *Pavlogiannis, A.*, +, *TCAD Nov. 2020 3981-3992*

**Program interpreters**

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M.*, +, *TCAD Nov. 2020 3544-3554*

**Program processors**

Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M.*, +, *TCAD Nov. 2020 3544-3554*

**Program testing**

A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs. *Andrade, G.A.G.*, +, *TCAD Dec. 2020 5295-5303*

Automated Testing Flow: The Present and the Future. *Portolan, M.*, *TCAD Oct. 2020 2952-2963*

Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification. *Andrade, G.A.G.*, +, *TCAD March 2020 728-741*

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J.*, +, *TCAD Nov. 2020 3420-3432*

**Program verification**

A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs. *Andrade, G.A.G.*, +, *TCAD Dec. 2020 5295-5303*

Assume-Guarantee Distributed Synthesis. *Majumdar, R.*, +, *TCAD Nov. 2020 3215-3226*

Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification. *Andrade, G.A.G.*, +, *TCAD March 2020 728-741*

Efficient Return Address Verification Based on Dislocated Stack. *Li, J.*, +, *TCAD Nov. 2020 3398-3407*

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J.*, +, *TCAD Nov. 2020 3420-3432*

Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*

**Programmable controllers**

Exploring Edge Computing for Multitier Industrial Control. *Ma, Y.*, +, *TCAD Nov. 2020 3506-3518*

**Programmable logic arrays**

Development of Programmable Logic Array for Multiple-Valued Logic Functions. *Levashenko, V.*, +, *TCAD Dec. 2020 4854-4866*

**Programming languages**

AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A.*, +, *TCAD Nov. 2020 3202-3214*

**Protocols**

A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs. *Andrade, G.A.G.*, +, *TCAD Dec. 2020 5295-5303*

Approaches for Assigning Offsets to Signals for Improving Frame Packing in CAN-FD. *Joshi, P.*, +, *TCAD May 2020 1109-1122*

Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming. *Wang, J.*, +, *TCAD Nov. 2020 3276-3287*

**Proximity effect (lithography)**

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*

SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*

**Public domain software**

Allocating One Common ACC-Rich Platform for Many Streaming Applications. *Zhang, J.*, +, *TCAD Dec. 2020 5156-5169*

FlexFloat: A Software Library for Transprecision Computing. *Tagliavini, G.*, +, *TCAD Jan. 2020 145-156*

**Q****Quadratic programming**

Simultaneous Reconnection Surgery Technique of Routing With Machine Learning-Based Acceleration. *Tu, P.*, +, *TCAD June 2020 1245-1257*

**Quality control**

Learning-Based Quality Management for Approximate Communication in Network-on-Chips. *Chen, Y.*, +, *TCAD Nov. 2020 3724-3735*

**Quality management**

ApproxIt: A Quality Management Framework of Approximate Computing for Iterative Methods. *Zhang, Q.*, +, *TCAD May 2020 991-1002*

**Quality of service**

Design of a Host Interface Logic for GC-Free SSDs. *Jung, M.*, +, *TCAD Aug. 2020 1674-1687*

Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing. *Cao, K.*, +, *TCAD Oct. 2020 2095-2108*

H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*

HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*

QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*

**Quantization (signal)**

QuantHD: A Quantization Framework for Hyperdimensional Computing. *Imani, M.*, +, *TCAD Oct. 2020 2268-2278*

**Quantum computing**

A Dynamic Look-Ahead Heuristic for the Qubit Mapping Problem of NISQ Computers. *Zhu, P.*, +, *TCAD Dec. 2020 4721-4735*

Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits. *Ding, J.*, +, *TCAD May 2020 1045-1058*

High Performance Modular Multiplication for SIDH. *Liu, W.*, +, *TCAD Oct. 2020 3118-3122*

Overcoming the Tradeoff Between Accuracy and Compactness in Decision Diagrams for Quantum Computation. *Niemann, P.*, +, *TCAD Dec. 2020 4657-4668*

Structured Decomposition for Reversible Boolean Functions. *Jiang, J.*, +, *TCAD Oct. 2020 2410-2421*

**Quantum cryptography**

High Performance Modular Multiplication for SIDH. *Liu, W.*, +, *TCAD Oct. 2020 3118-3122*

**Quantum dots**

SCERPA: A Self-Consistent Algorithm for the Evaluation of the Information Propagation in Molecular Field-Coupled Nanocomputing. *Ardesi, Y.*, +, *TCAD Oct. 2020 2749-2760*

**Quantum entanglement**

A Dynamic Look-Ahead Heuristic for the Qubit Mapping Problem of NISQ Computers. *Zhu, P.*, +, *TCAD Dec. 2020 4721-4735*

Quantum Circuit Transformation Based on Simulated Annealing and Heuristic Search. *Zhou, X.*, +, *TCAD Dec. 2020 4683-4694*

**Quantum gates**

Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits. *Ding, J.*, +, *TCAD May 2020 1045-1058*

Improved Mapping of Quantum Circuits to IBM QX Architectures. *Kole, A.*, +, *TCAD Oct. 2020 2375-2383*

Quantum Circuit Transformation Based on Simulated Annealing and Heuristic Search. *Zhou, X.*, +, *TCAD Dec. 2020 4683-4694*

**Query processing**

Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L.*, +, *TCAD Oct. 2020 2708-2721*

Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling. *Pavlogiannis, A.*, +, *TCAD Nov. 2020 3981-3992*

ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory. *Li, H.*, +, *TCAD Nov. 2020 4030-4041*

**Queueing theory**

Toward a High-Performance and Low-Loss Clos-Benes-Based Optical Network-on-Chip Architecture. *Yao, R.*, +, *TCAD Dec. 2020 4695-4706*

**R****Radiation hardening (electronics)**

Improving Combinational Circuit Reliability Against Multiple Event Transients via a Partition and Restructuring Approach. *Rohanipoor, M.R.*, +, *TCAD May 2020 1059-1072*

Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*

**Radiofrequency amplifiers**

Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A.*, +, *TCAD May 2020 966-976*

**Radiofrequency spectrometers**

NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A.*, +, *TCAD Nov. 2020 3833-3841*

**RAID**

GC-Steering: GC-Aware Request Steering and Parallel Reconstruction Optimizations for SSD-Based RAID. *Wu, S.*, +, *TCAD Dec. 2020 4587-4600*

Patch-Based Data Management for Dual-Copy Buffers in RAID-Enabled SSDs. *Li, J.*, +, *TCAD Nov. 2020 3956-3967*

Popularity-Based Online Scaling for RAID Systems Under General Settings. *Tian, C.*, +, *TCAD Oct. 2020 2911-2924*

**Random forests**

LEVAX: An Input-Aware Learning-Based Error Model of Voltage-Scaled Functional Units. *Jiao, X.*, +, *TCAD Dec. 2020 5032-5041*

**Random number generation**

A Hardware Generator for SORN Arithmetic. *Rust, J.*, +, *TCAD Dec. 2020 4842-4853*

**Random processes**

Floating Random Walk Capacitance Solver Tackling Conformal Dielectric With On-the-Fly Sampling on Eight-Octant Transition Cubes. *Yang, M.*, +, *TCAD Dec. 2020 4935-4943*

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*

Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm. *Yang, M.*, +, *TCAD April 2020 946-951*

Safety Verification for Random Ordinary Differential Equations. *Xue, B.*, +, *TCAD Nov. 2020 4090-4101*

**Random-access storage**

A Latency-Optimized and Energy-Efficient Write Scheme in NVM-Based Main Memory. *Guo, Y.*, +, *TCAD Jan. 2020 62-74*

A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. *Wu, B.*, +, *TCAD Sept. 2020 1806-1819*

A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories. *Feng, D.*, +, *TCAD Oct. 2020 2516-2529*

A Partial Page Cache Strategy for NVRAM-Based Storage Devices. *Chen, S.*, +, *TCAD Feb. 2020 373-386*

A Retrospective on Path ORAM. *Stefanov, E.*, +, *TCAD Aug. 2020 1572-1576*

Aging Capacitor Supported Cache Management Scheme for Solid-State Drives. *Gao, C.*, +, *TCAD Oct. 2020 2230-2239*

B\*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory. *Liang, Y.*, +, *TCAD Dec. 2020 4549-4562*

FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q.*, +, *TCAD Oct. 2020 2396-2409*

Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I.*, +, *TCAD Sept. 2020 1750-1763*

Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F.*, +, *TCAD Nov. 2020 3627-3637*

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y.*, +, *TCAD Dec. 2020 4707-4720*

Low Bit-Width Convolutional Neural Network on RRAM. *Cai, Y.*, +, *TCAD July 2020 1414-1427*

Monitoring Aging Defects in STT-MRAMs. *Radhakrishnan, G.*, +, *TCAD Dec. 2020 4645-4656*

NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W.*, +, *TCAD Sept. 2020 1841-1854*

Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems. *Hsieh, Y.*, +, *TCAD Nov. 2020 4115-4128*

Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z.*, *TCAD Sept. 2020 1866-1874*

UniBuffer: Optimizing Journaling Overhead With Unified DRAM and NVM Hybrid Buffer Cache. *Zhang, Z.*, +, *TCAD Sept. 2020 1792-1805*

**Reachability analysis**

Reachability Analysis of Linear Hybrid Systems via Block Decomposition. *Bogomolov, S.*, +, *TCAD Nov. 2020 4018-4029*

Safety Verification for Random Ordinary Differential Equations. *Xue, B.*, +, *TCAD Nov. 2020 4090-4101*

Scenario-Based Online Reachability Validation for CPS Fault Prediction. *Bu, L.*, +, *TCAD Oct. 2020 2081-2094*

**Real-time systems**

Capacity Augmentation Function for Real-Time Parallel Tasks With Constrained Deadlines Under GEDF Scheduling. *Sun, J.*, +, *TCAD Dec. 2020 4537-4548*

Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multi-cores Platforms. *Jiang, X.*, +, *TCAD Oct. 2020 2319-2332*

Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems. *Sun, J.*, +, *TCAD Nov. 2020 3385-3397*

HopliteRT\*: Real-Time NoC for FPGA. *Ribot Gonzalez, Y.*, +, *TCAD Nov. 2020 3650-3661*

Meshed Bluetree: Time-Predictable Multimemory Interconnect for Multi-core Architectures. *Wang, H.*, +, *TCAD Nov. 2020 3787-3798*

Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*

Optimizing Energy in Non-Preemptive Mixed-Criticality Scheduling by Exploiting Probabilistic Information. *Bhuiyan, A.*, +, *TCAD Nov. 2020 3906-3917*

Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M.*, +, *TCAD April 2020 779-788*

Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling. *Pavlogiannis, A.*, +, *TCAD Nov. 2020 3981-3992*

Schedulability Analysis of Engine Control Systems With Dynamic Switching Speeds. *Liu, Y.*, +, *TCAD Oct. 2020 2067-2080*

Scope-Aware Useful Cache Block Calculation for Cache-Related Pre-Emp- tion Delay Analysis With Set-Associative Data Caches. *Zhang, W.*, +, *TCAD Oct. 2020 2333-2346*

Suspension-Aware Earliest-Deadline-First Scheduling Analysis. *Gunzel, M.*, +, *TCAD Nov. 2020 4205-4216*

**Reconfigurable architectures**

A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches. *Wu, B.*, +, *TCAD Sept. 2020 1806-1819*

- CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs. *Balasubramanian, M., +, TCAD Nov. 2020 3300-3310*
- Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure. *Tomoutzoglou, O., +, TCAD May 2020 1017-1030*
- Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems. *Chen, S., +, TCAD Jan. 2020 199-212*
- Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA. *Doi, R., +, TCAD Oct. 2020 2572-2587*
- X-CGRA: An Energy-Efficient Approximate Coarse-Grained Reconfigurable Architecture. *Akbari, O., +, TCAD Oct. 2020 2558-2571*
- Recurrent neural networks**
- Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators. *Park, J., +, TCAD Sept. 2020 1889-1901*
- INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K., +, TCAD Nov. 2020 3698-3710*
- Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H., +, TCAD July 2020 1400-1413*
- Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S., +, TCAD Sept. 2020 1935-1948*
- Reduced instruction set computing**
- Efficient Return Address Verification Based on Dislocated Stack. *Li, J., +, TCAD Nov. 2020 3398-3407*
- Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V. *De, A., +, TCAD Dec. 2020 4453-4465*
- Risk-5: Controlled Approximations for RISC-V. *Felzmann, I., +, TCAD Nov. 2020 4052-4063*
- SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage. *Arias, O., +, TCAD Nov. 2020 4078-4089*
- Redundancy**
- A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults. *Cheong, M., +, TCAD Sept. 2020 1925-1934*
- Boosting Bit-Error Resilience of DNN Accelerators Through Median Feature Selection. *Ozen, E., +, TCAD Nov. 2020 3250-3262*
- LCRR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults. *Ni, T., +, TCAD Oct. 2020 2938-2951*
- LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S., +, TCAD Dec. 2020 4601-4610*
- Reed-Muller codes**
- Development of Programmable Logic Array for Multiple-Valued Logic Functions. *Levashenko, V., +, TCAD Dec. 2020 4854-4866*
- Regression analysis**
- A Lightweight Nonlinear Methodology to Accurately Model Multicore Processor Power. *Sagi, M., +, TCAD Nov. 2020 3152-3164*
- Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs. *Shen, M., +, TCAD Feb. 2020 411-423*
- Relaxation theory**
- Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C., +, TCAD Nov. 2020 3323-3335*
- Reliability**
- GC-Steering: GC-Aware Request Steering and Parallel Reconstruction Optimizations for SSD-Based RAID. *Wu, S., +, TCAD Dec. 2020 4587-4600*
- Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P., +, TCAD Oct. 2020 2109-2123*
- Pattern-Aware Encoding for MLC PCM Storage Density, Energy Efficiency, and Performance Enhancement. *Kwon, T., +, TCAD Sept. 2020 1855-1865*
- Peak-Power-Aware Energy Management for Periodic Real-Time Applications. *Ansari, M., +, TCAD April 2020 779-788*
- Reliability engineering**
- Correction to "Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability". *Xu, C., +, TCAD Jan. 2020 277*
- Resistive RAM**
- An FPGA-Based Hardware Emulator for Neuromorphic Chip With RRAM. *Luo, T., +, TCAD Feb. 2020 438-450*
- Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory. *Wen, W., +, TCAD Oct. 2020 2347-2360*
- Low Bit-Width Convolutional Neural Network on RRAM. *Cai, Y., +, TCAD July 2020 1414-1427*
- On Minimizing Analog Variation Errors to Resolve the Scalability Issue of ReRAM-Based Crossbar Accelerators. *Kang, Y., +, TCAD Nov. 2020 3856-3867*
- RED: A ReRAM-Based Efficient Accelerator for Deconvolutional Computation. *Li, Z., +, TCAD Dec. 2020 4736-4747*
- ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory. *Li, H., +, TCAD Nov. 2020 4030-4041*
- Sneak Path Free Reconfiguration With Minimized Programming Steps for Via-Switch Crossbar-Based FPGA. *Doi, R., +, TCAD Oct. 2020 2572-2587*
- Resistors**
- Flicker Noise Formulations in Compact Models. *Coram, G.J., +, TCAD Oct. 2020 2812-2821*
- Resource allocation**
- Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H., +, TCAD Nov. 2020 3348-3360*
- Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S., +, TCAD Nov. 2020 3408-3419*
- Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z., +, TCAD Nov. 2020 3433-3444*
- H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M., +, TCAD Oct. 2020 2925-2937*
- Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems. *Yang, P., +, TCAD March 2020 626-639*
- Online Resource Management for Improving Reliability of Real-Time Systems on "Big-Little" Type MPSoCs. *Ma, Y., +, TCAD Jan. 2020 88-100*
- Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A., +, TCAD Nov. 2020 4064-4077*
- SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. *Deng, L., +, TCAD Jan. 2020 117-130*
- Static Scheduling of Moldable Streaming Tasks With Task Fusion for Parallel Systems With DVFS. *Kessler, C., +, TCAD Nov. 2020 4166-4178*
- SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H., +, TCAD Nov. 2020 4191-4204*
- VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D., +, TCAD Nov. 2020 4252-4265*
- Reverse engineering**
- Automated Testing Flow: The Present and the Future. *Portolan, M., TCAD Oct. 2020 2952-2963*
- Keynote: A Disquisition on Logic Locking. *Chakraborty, A., +, TCAD Oct. 2020 1952-1972*
- Logic Locking With Provable Security Against Power Analysis Attacks. *Sengupta, A., +, TCAD April 2020 766-778*
- Reverse Engineering for 2.5-D Split Manufactured ICs. *Wang, W., +, TCAD Oct. 2020 3128-3133*
- The SAT Attack on IC Camouflaging: Impact and Potential Countermeasures. *El Massad, M., +, TCAD Aug. 2020 1577-1590*
- Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J., +, TCAD Feb. 2020 308-320*
- TimingCamouflage+: Netlist Security Enhancement With Unconventional Timing. *Zhang, G.L., +, TCAD Dec. 2020 4482-4495*
- Rewriting systems**
- Understanding Algebraic Rewriting for Arithmetic Circuit Verification: A Bit-Flow Model. *Ciesielski, M., +, TCAD June 2020 1346-1357*
- RLC circuits**
- Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements. *Al-Daloo, M., +, TCAD Oct. 2020 2722-2734*
- Road vehicle radar**
- Synthesis of mm-Wave Wideband Receivers in 28-nm CMOS Technology for Automotive Radar Applications. *Passos, F., +, TCAD Dec. 2020 4375-4384*

**Rosenstiel, Wolfgang**

Wolfgang Rosenstiel. *Camposano, R.*, +, *TCAD Nov. 2020 4308*

**Routing protocols**

Aggressive Fine-Grained Power Gating of NoC Buffers. *Wu, Y.*, +, *TCAD Nov. 2020 3177-3189*

**S****S-parameters**

NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A.*, +, *TCAD Nov. 2020 3833-3841*

**Safety-critical software**

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P.*, +, *TCAD Oct. 2020 2109-2123*

Security-Aware Obfuscated Priority Assignment for CAN FD Messages in Real-Time Parallel Automotive Applications. *Xie, G.*, +, *TCAD Dec. 2020 4413-4425*

Specification-Guided Automated Debugging of CPS Models. *Singh, N.K.*, +, *TCAD Nov. 2020 4142-4153*

**Sampling methods**

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*

Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A.*, +, *TCAD Jan. 2020 225-238*

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*

**Satellite links**

Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust. *Stock, G.*, +, *TCAD Nov. 2020 3762-3773*

**Scheduling**

Q-Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD. *Kang, W.*, +, *TCAD Oct. 2020 2240-2253*

CRIMSON: Compute-Intensive Loop Acceleration by Randomized Iterative Modulo Scheduling and Optimized Mapping on CGRAs. *Balasubramanian, M.*, +, *TCAD Nov. 2020 3300-3310*

Decomposition-Based Real-Time Scheduling of Parallel Tasks on Multi-cores Platforms. *Jiang, X.*, +, *TCAD Oct. 2020 2319-2332*

Design of a Host Interface Logic for GC-Free SSDs. *Jung, M.*, +, *TCAD Aug. 2020 1674-1687*

Efficient Feasibility Analysis for Graph-Based Real-Time Task Systems. *Sun, J.*, +, *TCAD Nov. 2020 3385-3397*

Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*

Entropy-Directed Scheduling for FPGA High-Level Synthesis. *Shen, M.*, +, *TCAD Oct. 2020 2588-2601*

Exploring Renewable-Adaptive Computation Offloading for Hierarchical QoS Optimization in Fog Computing. *Cao, K.*, +, *TCAD Oct. 2020 2095-2108*

FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q.*, +, *TCAD Oct. 2020 2396-2409*

FSa: A Fine-Grained Systolic Accelerator for Sparse CNNs. *Li, F.*, +, *TCAD Nov. 2020 3589-3600*

H<sub>2</sub>O-Cloud: A Resource and Quality of Service-Aware Task Scheduling Framework for Warehouse-Scale Data Centers. *Cheng, M.*, +, *TCAD Oct. 2020 2925-2937*

LESS-MICS: A Low Energy Standby-Sparing Scheme for Mixed-Criticality Systems. *Safari, S.*, +, *TCAD Dec. 2020 4601-4610*

QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P.*, +, *TCAD March 2020 585-598*

Schedulability Analysis of Engine Control Systems With Dynamic Switching Speeds. *Liu, Y.*, +, *TCAD Oct. 2020 2067-2080*

Scope-Aware Useful Cache Block Calculation for Cache-Related Pre-Emission Delay Analysis With Set-Associative Data Caches. *Zhang, W.*, +, *TCAD Oct. 2020 2333-2346*

Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs. *Shen, M.*, +, *TCAD Feb. 2020 411-423*

VisSched: An Auction-Based Scheduler for Vision Workloads on Heterogeneous Processors. *Moolchandani, D.*, +, *TCAD Nov. 2020 4252-4265*

**Search engines**

Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*

Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems. *Chen, S.*, +, *TCAD Jan. 2020 199-212*

**Search problems**

A Novel Heuristic Search Method for Two-Level Approximate Logic Synthesis. *Su, S.*, +, *TCAD March 2020 654-669*

An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y.*, +, *TCAD Oct. 2020 2640-2653*

Dr. CU: Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search. *Chen, G.*, +, *TCAD Sept. 2020 1902-1915*

Dynamic DAG Scheduling on Multiprocessor Systems: Reliability, Energy, and Makespan. *Huang, J.*, +, *TCAD Nov. 2020 3336-3347*

Exact Synthesis of Nearest Neighbor Compliant Quantum Circuits in 2-D Architecture and Its Application to Large-Scale Circuits. *Ding, J.*, +, *TCAD May 2020 1045-1058*

Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation. *Zhang, Z.*, +, *TCAD Nov. 2020 3674-3685*

**Secondary cells**

Hydrone: Reconfigurable Energy Storage for UAV Applications. *Kim, J.*, +, *TCAD Nov. 2020 3686-3697*

Optimizing Discharge Efficiency of Reconfigurable Battery With Deep Reinforcement Learning. *Jeon, S.*, +, *TCAD Nov. 2020 3893-3905*

Optrone: Maximizing Performance and Energy Resources of Drone Batteries. *Kim, J.*, +, *TCAD Nov. 2020 3931-3943*

**Security**

Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*

MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC. *Pantho, J.H.*, +, *TCAD Nov. 2020 3799-3808*

PMTP: A MAX-SAT-Based Approach to Detect Hardware Trojan Using Propagation of Maximum Transition Probability. *Shabani, A.*, +, *TCAD Jan. 2020 25-33*

**Security of data**

ABCFl: Fast and Lightweight Fine-Grained Hardware-Assisted Control-Flow Integrity. *Li, J.*, +, *TCAD Nov. 2020 3165-3176*

Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications. *Belhouja, T.*, +, *TCAD Nov. 2020 3190-3201*

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J.*, +, *TCAD Nov. 2020 3420-3432*

Fast Attack-Resilient Distributed State Estimator for Cyber-Physical Systems. *Yu, F.*, +, *TCAD Nov. 2020 3555-3565*

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K.*, +, *TCAD Nov. 2020 3698-3710*

Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *Cai, Y.*, +, *TCAD Dec. 2020 4707-4720*

Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. *Krithivasan, S.*, +, *TCAD Nov. 2020 4129-4141*

Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J.*, +, *TCAD Feb. 2020 308-320*

Thwarting Replication Attack Against Memristor-Based Neuromorphic Computing System. *Yang, C.*, +, *TCAD Oct. 2020 2192-2205*

**Self-assembly**

On Coloring Rectangular and Diagonal Grid Graphs for Multipatterning and DSA Lithography. *Guo, D.*, +, *TCAD June 2020 1205-1216*

**Semiconductor device models**

- A Simple and Accurate Modeling Method of Channel Thermal Noise Using BSIM4 Noise Models. *Myeong, I.*, +, *TCAD Dec. 2020 4351-4358*
- Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

**Semiconductor device noise**

- A Simple and Accurate Modeling Method of Channel Thermal Noise Using BSIM4 Noise Models. *Myeong, I.*, +, *TCAD Dec. 2020 4351-4358*

**Semiconductor industry**

- A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults. *Cheong, M.*, +, *TCAD Sept. 2020 1925-1934*
- Novel Design Strategy Toward A2 Trojan Detection Based on Built-In Acceleration Structure. *Deng, D.*, +, *TCAD Dec. 2020 4496-4509*

**Sensitivity analysis**

- Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I.*, +, *TCAD Feb. 2020 294-307*

**Sensor fusion**

- Efficient Scheduling of Irregular Network Structures on CNN Accelerators. *Zheng, S.*, +, *TCAD Nov. 2020 3408-3419*
- SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing. *Jia, X.*, +, *TCAD April 2020 789-802*
- SuperSlash: A Unified Design Space Exploration and Model Compression Methodology for Design of Deep Learning Accelerators With Reduced Off-Chip Memory Access Volume. *Ahmad, H.*, +, *TCAD Nov. 2020 4191-4204*

**Sensor placement**

- Optimizing Sensor Deployment and Maintenance Costs for Large-Scale Environmental Monitoring. *Yu, X.*, +, *TCAD Nov. 2020 3918-3930*
- Selecting Representative Critical Paths for Sensor Placement Provides Early FPGA Aging Information. *Ebrahimi, M.*, +, *TCAD Oct. 2020 2976-2989*

**Sensors**

- Automated Controller and Sensor Configuration Synthesis Using Dimensional Analysis. *Pirron, M.*, +, *TCAD Nov. 2020 3227-3238*

**Sequential circuits**

- ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*

**Set theory**

- A Hardware Generator for SORN Arithmetic. *Rust, J.*, +, *TCAD Dec. 2020 4842-4853*
- ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach. *Wang, D.*, +, *TCAD April 2020 830-842*
- Safety Verification for Random Ordinary Differential Equations. *Xue, B.*, +, *TCAD Nov. 2020 4090-4101*

**Shafts**

- Schedulability Analysis of Engine Control Systems With Dynamic Switching Speeds. *Liu, Y.*, +, *TCAD Oct. 2020 2067-2080*

**Shared memory systems**

- A Directed Test Generator for Shared-Memory Verification of Multicore Chip Designs. *Andrade, G.A.G.*, +, *TCAD Dec. 2020 5295-5303*
- Chaining and Biasing: Test Generation Techniques for Shared-Memory Verification. *Andrade, G.A.G.*, +, *TCAD March 2020 728-741*
- ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach. *Wang, D.*, +, *TCAD April 2020 830-842*

**Shift registers**

- Direct Computation of LFSR-Based Stored Tests for Broadside and Skewed-Load Tests. *Pomeranz, I.*, *TCAD Dec. 2020 5238-5246*
- LFSR-Based Test Generation for Reduced Fail Data Volume. *Pomeranz, I.*, +, *TCAD Dec. 2020 5261-5266*

**Short-circuit currents**

- Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*

**Sigma-delta modulation**

- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*

**Signal detection**

- A Hardware Generator for SORN Arithmetic. *Rust, J.*, +, *TCAD Dec. 2020 4842-4853*
- Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*

**Signal processing**

- A Multilevel Bottom-Up Optimization Methodology for the Automated Synthesis of RF Systems. *Passos, F.*, +, *TCAD March 2020 560-571*
- Online Signal Monitoring With Bounded Lag. *Mamouras, K.*, +, *TCAD Nov. 2020 3868-3880*
- SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*

**Signal reconstruction**

- Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*

**Signal restoration**

- Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug. *Beigmohammadi, S.*, +, *TCAD Jan. 2020 272-276*
- Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*

**Signal sampling**

- A First Study of Compressive Sensing for Side-Channel Leakage Sampling. *Ou, C.*, +, *TCAD Oct. 2020 2166-2177*

**Silicon**

- Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*
- CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors. *Wang, Z.*, +, *TCAD Sept. 2020 1820-1833*
- Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*
- Enhancing Network-on-Chip Performance by Reusing Trace Buffers. *Jindal, N.*, +, *TCAD April 2020 922-935*
- From Virtual Characterization to Test-Chips: DFM Analysis Through Pattern Enumeration. *Martins, M.G.A.*, +, *TCAD Feb. 2020 520-532*
- Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies. *Tenace, V.*, +, *TCAD Feb. 2020 397-410*
- Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X.*, +, *TCAD May 2020 977-990*
- Multidomain Inter/Intrachip Silicon Photonic Networks for Energy-Efficient Rack-Scale Computing Systems. *Yang, P.*, +, *TCAD March 2020 626-639*
- Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*
- System-Level Signal Analysis Methodology for Optical Network-on-Chip Using Linear Model-Based Characterization. *Kim, M.S.*, +, *TCAD Oct. 2020 2761-2771*

**Silicon compounds**

- Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

**Silicon-on-insulator**

- A  $g_m/I_D$  Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time  $\Sigma\Delta$ -Modulators. *Gebreyohannes, F.T.*, +, *TCAD Dec. 2020 4311-4324*
- A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S.*, +, *TCAD May 2020 1073-1083*
- Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D.*, +, *TCAD Oct. 2020 2772-2783*
- Heuristic Methods for Fine-Grain Exploitation of FDSOI. *Fatemi, H.*, +, *TCAD Oct. 2020 2860-2871*

**Simulated annealing**

- Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems. *Chen, S.*, +, *TCAD Jan. 2020 199-212*
- Quantum Circuit Transformation Based on Simulated Annealing and Heuristic Search. *Zhou, X.*, +, *TCAD Dec. 2020 4683-4694*

**Skymions**

Shift-Limited Sort: Optimizing Sorting Performance on Skymion Memory-Based Systems. *Hsieh, Y., +, TCAD Nov. 2020 4115-4128*

**Smart phones**

Freezing: Eliminating Unnecessary Drawing Computation for Low Power. *Seo, B., +, TCAD Jan. 2020 56-61*

**Software fault tolerance**

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G., +, TCAD Nov. 2020 3492-3505*

A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C., +, TCAD Jan. 2020 75-87*

**Software libraries**

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G., +, TCAD Nov. 2020 3492-3505*

FlexFloat: A Software Library for Transprecision Computing. *Tagliavini, G., +, TCAD Jan. 2020 145-156*

**Software prototyping**

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roy Mohapatra, S., +, TCAD May 2020 1073-1083*

**Software reliability**

EM-Fuzz: Augmented Firmware Fuzzing via Memory Checking. *Gao, J., +, TCAD Nov. 2020 3420-3432*

**Solid state drives**

Q-Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD. *Kang, W., +, TCAD Oct. 2020 2240-2253*

Current-Aware Flash Scheduling for Current Capping in Solid State Disks. *Chang, L., +, TCAD Feb. 2020 321-334*

Design of a Host Interface Logic for GC-Free SSDs. *Jung, M., +, TCAD Aug. 2020 1674-1687*

Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K., +, TCAD Nov. 2020 3467-3478*

GC-Steering: GC-Aware Request Steering and Parallel Reconstruction Optimizations for SSD-Based RAID. *Wu, S., +, TCAD Dec. 2020 4587-4600*

Patch-Based Data Management for Dual-Copy Buffers in RAID-Enabled SSDs. *Li, J., +, TCAD Nov. 2020 3956-3967*

**Sorting**

An Extended Nonstrict Partially Ordered Set-Based Configurable Linear Sorter on FPGAs. *Li, D., +, TCAD May 2020 1031-1044*

B\*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory. *Liang, Y., +, TCAD Dec. 2020 4549-4562*

Shift-Limited Sort: Optimizing Sorting Performance on Skymion Memory-Based Systems. *Hsieh, Y., +, TCAD Nov. 2020 4115-4128*

**Source code (software)**

AnyHLS: High-Level Synthesis With Partial Evaluation. *Ozkan, M.A., +, TCAD Nov. 2020 3202-3214*

Assertion Ranking Using RTL Source Code Analysis. *Pal, D., +, TCAD Aug. 2020 1711-1724*

Efficient Return Address Verification Based on Dislocated Stack. *Li, J., +, TCAD Nov. 2020 3398-3407*

Online Firmware Functional Validation Scheme Using Colored Petri Net Model. *Liu, R., +, TCAD July 2020 1532-1545*

**Source coding**

Learning-Based Quality Management for Approximate Communication in Network-on-Chips. *Chen, Y., +, TCAD Nov. 2020 3724-3735*

**Sparse matrices**

A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M., +, TCAD June 2020 1272-1285*

Balancing Computation Loads and Optimizing Input Vector Loading in LSTM Accelerators. *Park, J., +, TCAD Sept. 2020 1889-1901*

GRASS: Graph Spectral Sparsification Leveraging Scalable Spectral Perturbation Analysis. *Feng, Z., TCAD Dec. 2020 4944-4957*

Swallow: A Versatile Accelerator for Sparse Neural Networks. *Liu, B., +, TCAD Dec. 2020 4881-4893*

**Specification languages**

Mining Shape Expressions From Positive Examples. *Bartocci, E., +, TCAD Nov. 2020 3809-3820*

Optimized Selection of Reliable and Cost-Effective Safety-Critical System Architectures. *Nuzzo, P., +, TCAD Oct. 2020 2109-2123*

**SPICE**

A Macromodeling Approach for Analog Behavior of Digital Integrated Circuits. *Mirzaie, N., +, TCAD Dec. 2020 5025-5031*

An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration. *Li, Y., +, TCAD Oct. 2020 2640-2653*

Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect. *Chen, X., +, TCAD May 2020 977-990*

NeuADC: Neural Network-Inspired Synthesizable Analog-to-Digital Conversion. *Cao, W., +, TCAD Sept. 2020 1841-1854*

**Spin Hall effect**

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S., +, TCAD Aug. 2020 1591-1606*

**Spin-orbit interactions**

Spin-Orbit Torque Devices for Hardware Security: From Deterministic to Probabilistic Regime. *Patnaik, S., +, TCAD Aug. 2020 1591-1606*

Ultralow Power Nonvolatile Logic Based on Spin-Orbit and Exchange Coupled Nanowires. *Pajouhi, Z., TCAD Sept. 2020 1866-1874*

**SRAM chips**

An Efficient Adaptive Importance Sampling Method for SRAM and Analog Yield Analysis. *Shi, X., +, TCAD Dec. 2020 4999-5010*

Bayesian Optimized Mixture Importance Sampling for High-Sigma Failure Rate Estimation. *Weller, D.D., +, TCAD Oct. 2020 2772-2783*

CAST: Content-Aware STT-MRAM Cache Write Management for Different Levels of Approximation. *Hosseini Monazzah, A.M., +, TCAD Dec. 2020 4385-4398*

Efficient Statistical Analysis for Correlated Rare Failure Events via Asymptotic Probability Approximation. *Peng, F., +, TCAD Dec. 2020 4971-4984*

FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q., +, TCAD Oct. 2020 2396-2409*

MemFlow: Memory-Driven Data Scheduling With Datapath Co-Design in Accelerators for Large-Scale Inference Applications. *Nie, Q., +, TCAD Sept. 2020 1875-1888*

**State-space methods**

Enforcing Passivity of Parameterized LTI Macromodels via Hamiltonian-Driven Multivariate Adaptive Sampling. *Zanco, A., +, TCAD Jan. 2020 225-238*

Reachability Analysis of Linear Hybrid Systems via Block Decomposition. *Bogomolov, S., +, TCAD Nov. 2020 4018-4029*

**Statistical analysis**

Additive Statistical Leakage Analysis Using Exponential Mixture Model. *Kwon, H., +, TCAD Dec. 2020 4985-4998*

Efficient Statistical Analysis for Correlated Rare Failure Events via Asymptotic Probability Approximation. *Peng, F., +, TCAD Dec. 2020 4971-4984*

Estimation of Analog/RF Parametric Test Metrics Based on a Multivariate Extreme Value Model. *Bounceur, A., +, TCAD May 2020 966-976*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs. *Vilardell, S., +, TCAD Nov. 2020 3662-3673*

Mating Sensitivity Analysis and Statistical Verification for Efficient Yield Estimation. *Seghaier, I., +, TCAD Feb. 2020 294-307*

QuantHD: A Quantization Framework for Hyperdimensional Computing. *Imani, M., +, TCAD Oct. 2020 2268-2278*

Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D., +, TCAD Jan. 2020 45-55*

SearchHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training. *Imani, M., +, TCAD Oct. 2020 2422-2433*

**Stereo image processing**

StereoEngine: An FPGA-Based Accelerator for Real-Time High-Quality Stereo Estimation With Binary Neural Network. *Chen, G., +, TCAD Nov. 2020 4179-4190*

**Stochastic processes**

Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations. *Cui, C., +, TCAD Dec. 2020 4958-4970*

- Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors. *Ruchkin, I.*, +, *TCAD Nov. 2020 3288-3299*
- Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z.*, +, *TCAD Oct. 2020 2293-2306*
- High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C.*, +, *TCAD Aug. 2020 1649-1661*
- Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation. *Zhang, Z.*, +, *TCAD Nov. 2020 3674-3685*
- Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*
- Safety Verification for Random Ordinary Differential Equations. *Xue, B.*, +, *TCAD Nov. 2020 4090-4101*
- SPINBIS: Spintronics-Based Bayesian Inference System With Stochastic Computing. *Jia, X.*, +, *TCAD April 2020 789-802*
- Storage allocation**
- Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities. *Swamy Saranam Chongala, S.R.*, +, *TCAD Nov. 2020 3881-3892*
- Storage management**
- Aging Capacitor Supported Cache Management Scheme for Solid-State Drives. *Gao, C.*, +, *TCAD Oct. 2020 2230-2239*
- AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y.*, +, *TCAD Nov. 2020 3239-3249*
- B\*-Sort: Enabling Write-Once Sorting for Nonvolatile Memory. *Liang, Y.*, +, *TCAD Dec. 2020 4549-4562*
- Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S.*, +, *TCAD June 2020 1286-1299*
- DeepPrefetcher: A Deep Learning Framework for Data Prefetching in Flash Storage Devices. *Ganfure, G.O.*, +, *TCAD Nov. 2020 3311-3322*
- Efficient Job Offloading in Heterogeneous Systems Through Hardware-Assisted Packet-Based Dispatching and User-Level Runtime Infrastructure. *Tomoutzoglou, O.*, +, *TCAD May 2020 1017-1030*
- Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K.*, +, *TCAD Nov. 2020 3467-3478*
- Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures. *Gao, D.*, +, *TCAD Dec. 2020 5011-5024*
- Fast Operation Mode Selection for Highly Efficient IoT Edge Devices. *Samie, F.*, +, *TCAD March 2020 572-584*
- Fork Path: Batching ORAM Requests to Remove Redundant Memory Accesses. *Zhu, J.*, +, *TCAD Oct. 2020 2279-2292*
- FRF: Toward Warp-Scheduler Friendly STT-RAM/SRAM Fine-Grained Hybrid GPGPU Register File Design. *Deng, Q.*, +, *TCAD Oct. 2020 2396-2409*
- Global Clean Page First Replacement and Index-Aware Multistream Prefetcher in Hybrid Memory Architecture. *Lin, I.*, +, *TCAD Sept. 2020 1750-1763*
- Hardware Memory Management for Future Mobile Hybrid Memory Systems. *Wen, F.*, +, *TCAD Nov. 2020 3627-3637*
- HPE: Hierarchical Page Eviction Policy for Unified Memory in GPUs. *Yu, Q.*, +, *TCAD Oct. 2020 2461-2474*
- Miss Penalty Aware Cache Replacement for Hybrid Memory Systems. *Jin, H.*, +, *TCAD Dec. 2020 4669-4682*
- Multiple Subpage Writing FTL in MLC by Exploiting Dual Mode Operations. *Feng, Y.*, +, *TCAD March 2020 599-612*
- Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities. *Swamy Saranam Chongala, S.R.*, +, *TCAD Nov. 2020 3881-3892*
- Patch-Based Data Management for Dual-Copy Buffers in RAID-Enabled SSDs. *Li, J.*, +, *TCAD Nov. 2020 3956-3967*
- Polyhedral Compilation for Racetrack Memories. *Khan, A.A.*, +, *TCAD Nov. 2020 3968-3980*
- Pruning Deep Reinforcement Learning for Dual User Experience and Storage Lifetime Improvement on Mobile Devices. *Wu, C.*, +, *TCAD Nov. 2020 3993-4005*
- SEAL: User Experience-Aware Two-Level Swap for Mobile Devices. *Li, C.*, +, *TCAD Nov. 2020 4102-4114*
- Shift-Limited Sort: Optimizing Sorting Performance on Skyrmion Memory-Based Systems. *Hsieh, Y.*, +, *TCAD Nov. 2020 4115-4128*
- WinDConv: A Fused Datapath CNN Accelerator for Power-Efficient Edge Devices. *Mahale, G.*, +, *TCAD Nov. 2020 4278-4289*
- Storage management chips**
- A Partial Page Cache Strategy for NVRAM-Based Storage Devices. *Chen, S.*, +, *TCAD Feb. 2020 373-386*
- Enabling Latency-Aware Data Initialization for Integrated CPU/GPU Heterogeneous Platform. *Wang, Z.*, +, *TCAD Nov. 2020 3433-3444*
- Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*
- Supercapacitors**
- Hydrone: Reconfigurable Energy Storage for UAV Applications. *Kim, J.*, +, *TCAD Nov. 2020 3686-3697*
- Supervised learning**
- SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*
- Supply chains**
- Hybrid Evolutionary Design Space Exploration Algorithm With Defence Against Third Party IP Vulnerabilities. *Rajmohan, S.*, +, *TCAD Oct. 2020 2602-2614*
- Support vector machines**
- A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*
- Exposing Hardware Trojans in Embedded Platforms via Short-Term Aging. *Surabhi, V.R.*, +, *TCAD Nov. 2020 3519-3530*
- ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*
- Scramble Suit: A Profile Differentiation Countermeasure to Prevent Template Attacks. *Barengi, A.*, +, *TCAD Sept. 2020 1778-1791*
- Surface roughness**
- LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults. *Ni, T.*, +, *TCAD Oct. 2020 2938-2951*
- Switched capacitor networks**
- A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y.*, +, *TCAD Feb. 2020 506-519*
- A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*
- Gradient Error Compensation in SC-MDACs. *Mohapatra, S.*, +, *TCAD Dec. 2020 4359-4374*
- Switching converters**
- Automating the Design of Asynchronous Logic Control for AMS Electronics. *Sokolov, D.*, +, *TCAD May 2020 952-965*
- Switching systems (control)**
- Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips. *Zhu, Y.*, +, *TCAD Oct. 2020 2489-2502*
- Symmetry**
- Exploring Multiple Analog Placements With Partial-Monotonic Current Paths and Symmetry Constraints Using PCP-SP. *Patyal, A.*, +, *TCAD Dec. 2020 5056-5068*
- Synchronization**
- Fast and Correct Load-Link/Store-Conditional Instruction Handling in DBT Systems. *Kristien, M.*, +, *TCAD Nov. 2020 3544-3554*
- System-on-chip**
- A Physical Design Flow Against Front-Side Probing Attacks by Internal Shielding. *Wang, H.*, +, *TCAD Oct. 2020 2152-2165*
- A Platform of Resynthesizing a Clock Architecture Into Power-and-Area Effective Clock Trees. *Lin, T.*, +, *TCAD Oct. 2020 2475-2488*
- A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Intercomponent Interactions. *Wu, H.*, +, *TCAD Dec. 2020 5211-5224*



Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y.*, +, *TCAD Oct. 2020 1987-1999*

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms. *Aghilinasab, H.*, +, *TCAD Nov. 2020 3348-3360*

Emphasizing Functional Relevance Over State Restoration in Post-Silicon Signal Tracing. *Pal, D.*, +, *TCAD Feb. 2020 533-546*

Hardware Assisted Buffer Protection Mechanisms for Embedded RISC-V. *De, A.*, +, *TCAD Dec. 2020 4453-4465*

Highly Reliable Memory Architecture Using Adaptive Combination of Proactive Aging-Aware In-Field Self-Repair and ECC. *Mayuga, G.*, +, *TCAD Aug. 2020 1688-1698*

HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs. *Villardell, S.*, +, *TCAD Nov. 2020 3662-3673*

Improving Reliability of Soft Real-Time Embedded Systems on Integrated CPU and GPU Platforms. *Ma, Y.*, +, *TCAD Oct. 2020 2218-2229*

Iterative Diagnosis Approach for ECC-Based Memory Repair. *Papavramidou, P.*, +, *TCAD Feb. 2020 464-477*

MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*

MeXT-SE: A Design Tool to Transparently Generate Secure MPSoC. *Pan-  
tho, J.H.*, +, *TCAD Nov. 2020 3799-3808*

Noise-Aware DVFS for Efficient Transitions on Battery-Powered IoT Devices. *Zhuo, C.*, +, *TCAD July 2020 1498-1510*

Online Resource Management for Improving Reliability of Real-Time Systems on “Big-Little” Type MPSoCs. *Ma, Y.*, +, *TCAD Jan. 2020 88-100*

Oprone: Maximizing Performance and Energy Resources of Drone Batteries. *Kim, J.*, +, *TCAD Nov. 2020 3931-3943*

Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection. *Kumar, B.*, +, *TCAD Jan. 2020 248-261*

Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs. *Charles, S.*, +, *TCAD Dec. 2020 4510-4523*

Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D.*, +, *TCAD Jan. 2020 45-55*

Runtime Task Scheduling Using Imitation Learning for Heterogeneous Many-Core Systems. *Krishnakumar, A.*, +, *TCAD Nov. 2020 4064-4077*

SaeCAS: Secure Authenticated Execution Using CAM-Based Vector Storage. *Arias, O.*, +, *TCAD Nov. 2020 4078-4089*

Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports. *Soomro, I.A.*, +, *TCAD Dec. 2020 5225-5237*

Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective. *Sengupta, A.*, +, *TCAD Dec. 2020 4439-4452*

#### Systolic arrays

FSA: A Fine-Grained Systolic Accelerator for Sparse CNNs. *Li, F.*, +, *TCAD Nov. 2020 3589-3600*

Unified and Scalable Digit-Serial Systolic Array for Multiplication and Division Over GF (2m). *Ibrahim, A.*, *TCAD July 2020 1546-1549*

## T

#### Table lookup

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. *Roymohapatra, S.*, +, *TCAD May 2020 1073-1083*

Advanced Functional Decomposition Using Majority and Its Applications. *Chu, Z.*, +, *TCAD Aug. 2020 1621-1634*

An Efficient Directory Entry Lookup Cache With Prefix-Awareness for Mobile Devices. *Shen, Z.*, +, *TCAD Dec. 2020 4575-4586*

Characterization of In-Cone Logic Locking Resiliency Against the SAT Attack. *Juretus, K.*, +, *TCAD Aug. 2020 1607-1620*

Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*

Data Reuse for Accelerated Approximate Warps. *Peroni, D.*, +, *TCAD Dec. 2020 4623-4634*

Lookup Table-Based Fast Reliability-Aware Sample Preparation Using Digital Microfluidic Biochips. *Shao, L.*, +, *TCAD Oct. 2020 2708-2721*

Maskara: Compilation of a Masking Countermeasure With Optimized Polynomial Interpolation. *Belleville, N.*, +, *TCAD Nov. 2020 3774-3786*

Support-Reducing Decomposition for FPGA Mapping. *Machado, L.*, +, *TCAD Jan. 2020 213-224*

Table Recomputation-Based Higher-Order Masking Against Horizontal Attacks. *Guo, Z.*, +, *TCAD Jan. 2020 34-44*

#### Tantalum compounds

Memristor Model Optimization Based on Parameter Extraction From Device Characterization Data. *Yakopcic, C.*, +, *TCAD May 2020 1084-1095*

#### Task analysis

Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling. *Pavlogiannis, A.*, +, *TCAD Nov. 2020 3981-3992*

#### Telecommunication channels

Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming. *Wang, J.*, +, *TCAD Nov. 2020 3276-3287*

#### Telecommunication computing

A Hardware Generator for SORN Arithmetic. *Rust, J.*, +, *TCAD Dec. 2020 4842-4853*

MacLeR: Machine Learning-Based Runtime Hardware Trojan Detection in Resource-Constrained IoT Edge Devices. *Khalid, F.*, +, *TCAD Nov. 2020 3748-3761*

Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*

#### Telecommunication network management

Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust. *Stock, G.*, +, *TCAD Nov. 2020 3762-3773*

#### Telecommunication network routing

Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y.*, +, *TCAD March 2020 675-685*

Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*

Self-Learning and Efficient Health-Status Analysis for a Core Router System. *Jin, S.*, +, *TCAD Sept. 2020 1935-1948*

#### Telecommunication network topology

Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips. *Chen, S.*, +, *TCAD June 2020 1191-1204*

#### Telecommunication power management

A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers. *Wang, Z.*, +, *TCAD March 2020 640-653*

Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z.*, +, *TCAD Oct. 2020 2293-2306*

LATICS: A Low-Overhead Adaptive Task-Based Intermittent Computing System. *Liu, S.*, +, *TCAD Nov. 2020 3711-3723*

#### Telecommunication scheduling

Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems. *Zhou, Z.*, +, *TCAD Oct. 2020 2293-2306*

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z.*, +, *TCAD Jan. 2020 185-198*

#### Telecommunication security

Real-Time Detection of Power Analysis Attacks by Machine Learning of Power Supply Variations On-Chip. *Utyamishev, D.*, +, *TCAD Jan. 2020 45-55*

#### Telecommunication switching

Model-Based Adaptation of Mixed-Criticality Multiservice Systems for Extreme Physical Environments. *Li, Z.*, +, *TCAD July 2020 1386-1399*

#### Telecommunication traffic

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z.*, +, *TCAD Jan. 2020 185-198*

#### Telemetry

Managing Fleets of LEO Satellites: Nonlinear, Optimal, Efficient, Scalable, Usable, and Robust. *Stock, G.*, +, *TCAD Nov. 2020 3762-3773*

#### Temperature control

Robust Identification of Thermal Models for In-Production High-Performance-Computing Clusters With Machine Learning-Based Data Selection. *Pittino, F.*, +, *TCAD Oct. 2020 2042-2054*

**Temperature distribution**

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B., +, TCAD April 2020 803-815*

**Temperature sensors**

A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration. *Wu, B., +, TCAD April 2020 803-815*

**Temporal logic**

Assume-Guarantee Distributed Synthesis. *Majumdar, R., +, TCAD Nov. 2020 3215-3226*

Compositional Probabilistic Analysis of Temporal Properties Over Stochastic Detectors. *Ruchkin, I., +, TCAD Nov. 2020 3288-3299*

Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans. *Liden Eddeland, J., +, TCAD Dec. 2020 5247-5260*

Online Signal Monitoring With Bounded Lag. *Mamouras, K., +, TCAD Nov. 2020 3868-3880*

Specification-Guided Automated Debugging of CPS Models. *Singh, N.K., +, TCAD Nov. 2020 4142-4153*

**Tensors**

Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices. *Li, G., +, TCAD Nov. 2020 3614-3626*

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations. *Cui, C., +, TCAD Aug. 2020 1649-1661*

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J., +, TCAD Feb. 2020 547-551*

Tensor Optimization for High-Level Synthesis Design Flows. *Siracusa, M., +, TCAD Nov. 2020 4217-4228*

**Theorem proving**

SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm. *Chen, G., +, TCAD June 2020 1217-1230*

**Thermal analysis**

Correction to “Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability”. *Xu, C., +, TCAD Jan. 2020 277*

Temperature Aware Adaptations for Improved Read Reliability in STT-MRAM Memory Subsystem. *Sethuraman, S., +, TCAD Dec. 2020 4635-4644*

**Thermal management (packaging)**

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y., +, TCAD Oct. 2020 1987-1999*

Cross-Layer Co-Optimization of Network Design and Chiplet Placement in 2.5-D Systems. *Coskun, A., +, TCAD Dec. 2020 5183-5196*

Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. *Wang, H., +, TCAD July 2020 1400-1413*

NPU Thermal Management. *Amrouch, H., +, TCAD Nov. 2020 3842-3855*

QT-Adaptation Engine: Adaptive QoS-Aware Scheduling and Governing in Thermally Constrained Mobile Devices. *Huang, P., +, TCAD March 2020 585-598*

Temperature-Aware DRAM Cache Management—Relaxing Thermal Constraints in 3-D Systems. *Zhou, M., +, TCAD Oct. 2020 1973-1986*

Toward Model Checking-Driven Fair Comparison of Dynamic Thermal Management Techniques Under Multithreaded Workloads. *Bukhari, S.A.A., +, TCAD Aug. 2020 1725-1738*

**Thermal noise**

A Simple and Accurate Modeling Method of Channel Thermal Noise Using BSIM4 Noise Models. *Myeong, I., +, TCAD Dec. 2020 4351-4358*

Combating Enhanced Thermal Covert Channel in Multi-/Many-Core Systems With Channel-Aware Jamming. *Wang, J., +, TCAD Nov. 2020 3276-3287*

**Thermoelectric devices**

LoCool: Fighting Hot Spots Locally for Improving System Energy Efficiency. *Kaplan, F., +, TCAD April 2020 895-908*

**Three-dimensional integrated circuits**

A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults. *Cheong, M., +, TCAD Sept. 2020 1925-1934*

A Post-Bond TSV Test Method Based on RGC Parameters Measurement. *Yu, Y., +, TCAD Feb. 2020 506-519*

Addressing a New Class of Reliability Threats in 3-D Network-on-Chips. *Taheri, E., +, TCAD July 2020 1358-1371*

An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. *Koneru, A., +, TCAD Oct. 2020 3056-3066*

Augmented Cross-Entropy-Based Joint Temperature Optimization of Real-Time 3-D MPSoC Systems. *Cui, Y., +, TCAD Oct. 2020 1987-1999*

AxFTL: Exploiting Error Tolerance for Extending Lifetime of NAND Flash Storage. *Lee, Y., +, TCAD Nov. 2020 3239-3249*

Beyond Address Mapping: A User-Oriented Multiregional Space Management Design for 3-D NAND Flash Memory. *Chen, S., +, TCAD June 2020 1286-1299*

Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs. *Ku, B.W., +, TCAD June 2020 1151-1164*

Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking. *Tida, U.R., +, TCAD Feb. 2020 281-293*

Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays. *Qian, J., +, TCAD Jan. 2020 267-271*

Error Diluting: Exploiting 3-D nand Flash Process Variation for Efficient Read on LDPC-Based SSDs. *Yong, K., +, TCAD Nov. 2020 3467-3478*

LCHR-TSV: Novel Low Cost and Highly Repairable Honeycomb-Based TSV Redundancy Architecture for Clustered Faults. *Ni, T., +, TCAD Oct. 2020 2938-2951*

Retention Correlated Read Disturb Errors in 3-D Charge Trap NAND Flash Memory: Observations, Analysis, and Solutions. *Kong, Y., +, TCAD Nov. 2020 4042-4051*

Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports. *Soomro, I.A., +, TCAD Dec. 2020 5225-5237*

**Threshold logic**

maj-*n* Logic Synthesis for Emerging Technology. *Neutzling, A., +, TCAD March 2020 747-751*

Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. *Jang, J., +, TCAD Feb. 2020 308-320*

**Time series**

Analyzing Deep Learning for Time-Series Data Through Adversarial Lens in Mobile and IoT Applications. *Belkhouja, T., +, TCAD Nov. 2020 3190-3201*

Downsizing Without Downgrading: Approximated Dynamic Time Warping on Nonvolatile Memories. *Liu, D., +, TCAD Jan. 2020 131-144*

Hierarchical Symbol-Based Health-Status Analysis Using Time-Series Data in a Core Router System. *Jin, S., +, TCAD March 2020 700-713*

Mining Shape Expressions From Positive Examples. *Bartocci, E., +, TCAD Nov. 2020 3809-3820*

**Time warp simulation**

Downsizing Without Downgrading: Approximated Dynamic Time Warping on Nonvolatile Memories. *Liu, D., +, TCAD Jan. 2020 131-144*

**Time-domain analysis**

Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. *Wang, X., +, TCAD Oct. 2020 2735-2748*

**Timing**

Speeding Up Functional Timing Analysis by Concise Formulation of Timed Characteristic Functions. *Wu, D.C., +, TCAD Dec. 2020 5281-5294*

**Timing circuits**

Timing-Driven Placement Optimization Facilitated by Timing-Compatibility Flip-Flop Clustering. *Mangiras, D., +, TCAD Oct. 2020 2835-2848*

**Topology**

SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm. *Chen, G., +, TCAD June 2020 1217-1230*

**Tracking**

NEWERTRACK: ML-Based Accurate Tracking of In-Mouth Nutrient Sensors Position Using Spectrum-Wide Information. *Zargari, A.H.A., +, TCAD Nov. 2020 3833-3841*

**Transfer functions**

Advance Interconnect Circuit Modeling Design Using Fractional-Order Elements. *Al-Daloo, M.*, +, *TCAD Oct. 2020 2722-2734*

Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J.*, +, *TCAD June 2020 1258-1271*

Divide and Slide: Layer-Wise Refinement for Output Range Analysis of Deep Neural Networks. *Huang, C.*, +, *TCAD Nov. 2020 3323-3335*

**Transient analysis**

Flicker Noise Formulations in Compact Models. *Coram, G.J.*, +, *TCAD Oct. 2020 2812-2821*

Simulation and Experimental Demonstration of the Importance of IR-Drops During Laser Fault Injection. *Viera, R.A.C.*, +, *TCAD June 2020 1231-1244*

**Transient response**

An Efficient and Accurate Time Step Control Method for Power Device Transient Simulation Utilizing Dominant Time Constant Approximation. *Kumashiro, S.*, +, *TCAD Feb. 2020 451-463*

**Transmission line theory**

Fast Methodology for Time-Domain Analysis of Nonlinear-Loaded Transmission Line Excited by an Arbitrary Modulated Signal. *Kouhpayeh-Zadeh-Esfahani, S.*, +, *TCAD March 2020 670-674*

**Tree data structures**

Temperature-Aware Persistent Data Management for LSM-Tree on 3-D NAND Flash Memory. *Wang, Y.*, +, *TCAD Dec. 2020 4611-4622*

**Trees (electrical)**

An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z.*, +, *TCAD Dec. 2020 4325-4337*

**Trees (mathematics)**

3-Step Rectilinear Minimum Spanning Tree Construction for Obstacle-Avoiding Component-to-Component Routing. *Wuerges, E.*, *TCAD Dec. 2020 5123-5127*

An Algorithm for the Search of a Low Capacitor Count DAC Switching Scheme for SAR ADCs. *Pilipko, M.M.*, +, *TCAD Dec. 2020 5309-5313*

An Automated Topology Synthesis Framework for Analog Integrated Circuits. *Zhao, Z.*, +, *TCAD Dec. 2020 4325-4337*

Analysis and Design of Tamper-Mitigating Microfluidic Routing Fabrics. *Tang, J.*, +, *TCAD May 2020 1003-1016*

Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*

Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y.*, +, *TCAD March 2020 675-685*

GRASS: Graph Spectral Sparsification Leveraging Scalable Spectral Perturbation Analysis. *Feng, Z.*, *TCAD Dec. 2020 4944-4957*

Obstacle-Avoiding Open-Net Connector With Precise Shortest Distance Estimation. *Fang, G.*, +, *TCAD May 2020 1096-1108*

Optimal Generalized H-Tree Topology and Buffering for High-Performance and Low-Power Clock Distribution. *Han, K.*, +, *TCAD Feb. 2020 478-491*

Physically Aware Affinity-Driven Multiplier Implementation. *Maltabashi, O.*, +, *TCAD Oct. 2020 2886-2897*

SALT: Provably Good Routing Topology by a Novel Steiner Shallow-Light Tree Algorithm. *Chen, G.*, +, *TCAD June 2020 1217-1230*

Test Generation for Flow-Based Microfluidic Biochips With General Architectures. *Liu, C.*, +, *TCAD Oct. 2020 2530-2543*

**Two-phase flow**

Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing. *Grimmer, A.*, +, *TCAD Feb. 2020 387-396*

**Two-port networks**

Automatic Generation of Differential-Input Differential-Output Second-Order Filters Based on a Differential Pair. *Maundy, B.J.*, +, *TCAD June 2020 1258-1271*

**U****Ubiquitous computing**

ECG-Based Authentication Using Timing-Aware Domain-Specific Architecture. *Cordeiro, R.*, +, *TCAD Nov. 2020 3373-3384*

**UHF oscillators**

A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*

**Uncertainty handling**

Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*

**Unified Modeling Language**

Automated Nonintrusive Analysis of Electronic System Level Designs. *Goli, M.*, +, *TCAD Feb. 2020 492-505*

Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*

**Unsupervised learning**

FSpiNN: An Optimization Framework for Memory-Efficient and Energy-Efficient Spiking Neural Networks. *Putra, R.V.W.*, +, *TCAD Nov. 2020 3601-3613*

M2A2: Microscale Modular Assembled ASICs for High-Mix, Low-Volume, Heterogeneously Integrated Designs. *Sayal, A.*, +, *TCAD Dec. 2020 4760-4776*

Reconfigurable and Low-Complexity Accelerator for Convolutional and Generative Networks Over Finite Fields. *Xu, W.*, +, *TCAD Dec. 2020 4894-4907*

**User experience**

Boosting User Experience via Foreground-Aware Cache Management in UFS Mobile Devices. *Wu, C.*, +, *TCAD Nov. 2020 3263-3275*

**User interfaces**

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G.*, +, *TCAD Nov. 2020 3492-3505*

FlexFloat: A Software Library for Transprecision Computing. *Tagliavini, G.*, +, *TCAD Jan. 2020 145-156*

**V****Variational techniques**

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J.*, +, *TCAD Feb. 2020 547-551*

**Vector quantization**

ParaML: A Polyvalent Multicore Accelerator for Machine Learning. *Zhou, S.*, +, *TCAD Sept. 2020 1764-1777*

**Vectors**

A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication Using High-Level Synthesis. *Hosseinabady, M.*, +, *TCAD June 2020 1272-1285*

Handling Stuck-at-Fault Defects Using Matrix Transformation for Robust Inference of DNNs. *Zhang, B.*, +, *TCAD Oct. 2020 2448-2460*

SearchHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training. *Imani, M.*, +, *TCAD Oct. 2020 2422-2433*

**Vehicular ad hoc networks**

INDRA: Intrusion Detection Using Recurrent Autoencoders in Automotive Embedded Systems. *Kukkala, V.K.*, +, *TCAD Nov. 2020 3698-3710*

Security-Aware Obfuscated Priority Assignment for CAN FD Messages in Real-Time Parallel Automotive Applications. *Xie, G.*, +, *TCAD Dec. 2020 4413-4425*

**Virtual machines**

A Dynamic and Proactive GPU Preemption Mechanism Using Checkpointing. *Li, C.*, +, *TCAD Jan. 2020 75-87*

DNNVM: End-to-End Compiler Leveraging Heterogeneous Optimizations on FPGA-Based CNN Accelerators. *Xing, Y.*, +, *TCAD Oct. 2020 2668-2681*

**Virtualization**

Æro: A Platform Architecture for Mixed-Criticality Airborne Systems. *Majumder, S.*, +, *TCAD Oct. 2020 2307-2318*

A Virtualization-Assisted Full-System Simulation Approach for the Verification of System Intercomponent Interactions. *Wu, H.*, +, *TCAD Dec. 2020 5211-5224*

SRNoC: An Ultra-Fast Configurable FPGA-Based NoC Simulator Using Switch-Router Architecture. *Xu, C.*, +, *TCAD Oct. 2020 2798-2811*

#### Visual languages

Quantitative Timing Analysis for Cyber-Physical Systems Using Uncertainty-Aware Scenario-Based Specifications. *Hu, M.*, +, *TCAD Nov. 2020 4006-4017*

#### VLSI

ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs. *Lin, Y.*, +, *TCAD Dec. 2020 5083-5096*

Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid and Its Applications to VLSI Design. *Lin, S.D.*, +, *TCAD June 2020 1165-1176*

Corner-Stitching-Based Multilayer Obstacle-Avoiding Component-to-Component Rectilinear Minimum Spanning Tree Construction. *Su, Y.*, +, *TCAD March 2020 675-685*

Efficient Reconfiguration Algorithm With Flexible Rerouting Schemes for Constructing 3-D VLSI Subarrays. *Qian, J.*, +, *TCAD Jan. 2020 267-271*

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets. *Yang, H.*, +, *TCAD Oct. 2020 2822-2834*

Mixed-Cell-Height Legalization Considering Technology and Region Constraints. *Zhu, Z.*, +, *TCAD Dec. 2020 5128-5141*

NP-Separate: A New VLSI Design Methodology for Area, Power, and Performance Optimization. *Dewan, M.I.*, +, *TCAD Dec. 2020 5111-5122*

Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows. *Liu, S.*, +, *TCAD Oct. 2020 2615-2627*

Selective Flip-Flop Optimization for Reliable Digital Circuit Design. *Golanbari, M.S.*, +, *TCAD July 2020 1484-1497*

SRAF Insertion via Supervised Dictionary Learning. *Geng, H.*, +, *TCAD Oct. 2020 2849-2859*

Truly Stripping Functionality for Logic Locking: A Fault-Based Perspective. *Sengupta, A.*, +, *TCAD Dec. 2020 4439-4452*

#### Voltage control

Voltage-Stacked Power Delivery Systems: Reliability, Efficiency, and Power Management. *Zou, A.*, +, *TCAD Dec. 2020 5142-5155*

#### Voltage regulators

Energy Minimization for Multicore Platforms Through DVFS and VR Phase Scaling With Comprehensive Convex Model. *Zhu, Z.*, +, *TCAD March 2020 686-699*

Voltage-Stacked Power Delivery Systems: Reliability, Efficiency, and Power Management. *Zou, A.*, +, *TCAD Dec. 2020 5142-5155*

#### Voltage-controlled oscillators

A Synthesizable Constant Tuning Gain Technique for Wideband LC-VCO Design. *Sun, X.*, +, *TCAD Jan. 2020 14-24*

## W

#### Wafer bonding

Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICs. *Ku, B.W.*, +, *TCAD June 2020 1151-1164*

#### Wafer-scale integration

Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion. *Luan, J.*, +, *TCAD Feb. 2020 547-551*

#### Web services

eWASM: Practical Software Fault Isolation for Reliable Embedded Devices. *Peach, G.*, +, *TCAD Nov. 2020 3492-3505*

#### Wide band gap semiconductors

Temperature Dependence of the Taylor Series Coefficients and Intermodulation Distortion Characteristics of GaN HEMT. *Alim, M.A.*, +, *TCAD March 2020 552-559*

#### Wireless LAN

Time-Triggered Switch-Memory-Switch Architecture for Time-Sensitive Networking Switches. *Li, Z.*, +, *TCAD Jan. 2020 185-198*