

2020 Index

IEEE Journal of Solid-State Circuits

Vol. 55

This index covers all technical items—papers, correspondence, reviews, etc.—that appeared in this periodical during 2019, and items from previous years that were commented upon or corrected in 2019. Departments and other items may also be covered if they have been judged to have archival value.

The Author Index contains the primary entry for each item, listed under the first author's name. The primary entry includes the coauthors' names, the title of the paper or other item, and its location, specified by the publication abbreviation, year, month, and inclusive pagination. The Subject Index contains entries describing the item under all appropriate subject headings, plus the first author's name, the publication abbreviation, month, and year, and inclusive pages. Note that the item title is found only under the primary entry in the Author Index.

Author Index

A

- Abbas, T.A.**, *see* Mattioli Della Rocca, F., *JSSC July 2020 1762-1775*
- Abbott, J.**, Ye, T., Krenek, K., Qin, L., Kim, Y., Wu, W., Gertner, R.S., Park, H., and Ham, D., The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons; *JSSC Sept. 2020 2567-2582*
- Abbott, R.**, *see* Pfaff, D., *JSSC March 2020 580-591*
- Abdo, I.**, *see* Hamada, H., *JSSC Sept. 2020 2316-2335*
- Abdulslam, A.**, and Mercier, P.P., A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications; *JSSC March 2020 767-780*
- Abidi, A.A.**, *see* Yousefi, A., *JSSC Sept. 2020 2583-2596*
- Abuhazira, T.**, *see* Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Adorni, N.**, Stanzione, S., and Boni, A., A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply; *JSSC Feb. 2020 404-413*
- Agarwal, A.**, *see* Kumar, R., *JSSC April 2020 945-955*
- Ahmad, M.**, Malik, S., Dewan, S., Bose, A.K., Maddipatla, D., Narakathu, B.B., Atashbar, M.Z., and Baghini, M.S., An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC; *JSSC Nov. 2020 3036-3050*
- Ahmed, A.H.**, Moznine, A.E., Lim, D., Ma, Y., Rylyakov, A., and Shekhar, S., A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength; *JSSC Sept. 2020 2597-2608*
- Ahmed, K.Z.**, Krishnamurthy, H.K., Augustine, C., Liu, X., Weng, S., Ravichandran, K., Tschanz, J.W., and De, V., A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response; *JSSC April 2020 977-987*
- Ahmed, M.G.**, *see* Khashaba, A., *JSSC March 2020 592-601*
- Ahmed, M.G.**, *see* Kim, D., *JSSC Aug. 2020 2196-2205*
- Ahn, J.**, *see* Lee, C., *JSSC Nov. 2020 2889-2901*
- Ahn, S.**, *see* Park, Y., *JSSC Sept. 2020 2468-2477*
- Ahn, Y.**, *see* Kim, D., *JSSC Nov. 2020 2849-2865*
- Aihara, H.**, *see* Suzuki, S., *JSSC Oct. 2020 2802-2809*
- Ainspan, H.**, *see* Sadhu, B., *JSSC June 2020 1516-1529*
- Ainspan, H.A.**, *see* Toprak-Deniz, Z., *JSSC Jan. 2020 19-26*
- Ainspan, H.A.**, *see* Toprak-Deniz, Z., *JSSC April 2020 1124*
- Akita, I.**, Okazawa, T., Kurui, Y., Fujimoto, A., and Asano, T., A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications; *JSSC June 2020 1599-1609*
- Ali, A.M.A.**, Dinc, H., Bhoraskar, P., Bardsley, S., Dillon, C., McShea, M., Perithambi, J.P., and Puckett, S., A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration; *JSSC Dec. 2020 3210-3224*
- Alioto, M.**, *see* Lin, L., *JSSC April 2020 967-976*
- Alioto, M.**, *see* Jain, S., *JSSC Oct. 2020 2670-2679*
- AlShammmary, H.**, Hamza, A., Hill, C., and Buckwalter, J.F., A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI; *JSSC Feb. 2020 261-271*
- AlShammmary, H.**, *see* Hamza, A., *JSSC July 2020 1909-1921*
- Alshammmary, H.**, Hill, C., Hamza, A., and Buckwalter, J.F., A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive; *JSSC May 2020 1199-1211*
- Alvin, J.**, *see* Pang, J., *JSSC Sept. 2020 2371-2386*
- Amarnath, A.**, *see* Park, D., *JSSC April 2020 933-944*
- Amayreh, M.**, *see* Elsaegh, S., *JSSC Sept. 2020 2553-2566*
- An, J.**, *see* Tan, M., *JSSC July 2020 1796-1806*
- An, J.**, *see* Kang, E., *JSSC Dec. 2020 3157-3168*
- An, T.**, *see* Keel, M., *JSSC April 2020 889-897*
- Anand, T.**, *see* Sun, H., *JSSC Feb. 2020 426-438*
- Anand, T.**, *see* Chun, Y., *JSSC March 2020 567-579*
- Anand, T.**, *see* Ramachandran, A., *JSSC July 2020 1946-1959*
- Andeen, T.R.**, *see* Hsu, C., *JSSC April 2020 1032-1042*
- Anders, M.A.**, *see* Kumar, R., *JSSC April 2020 945-955*
- Andreani, P.**, *see* Franceschin, A., *JSSC July 2020 1842-1853*
- Andreani, P.**, *see* Veni, S., *JSSC Sept. 2020 2345-2355*
- Angel, J.**, *see* Madoglio, P., *JSSC July 2020 1830-1841*
- Angelov, P.**, and Nielsen-Lonn, M., A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs; *JSSC Aug. 2020 2118-2128*
- Anwar, M.**, *see* Lee, K., *JSSC Nov. 2020 2947-2958*
- Aprile, C.**, *see* Kim, G., *JSSC Jan. 2020 38-48*
- Araga, Y.**, *see* Miki, T., *JSSC Oct. 2020 2747-2755*
- Arbaban, A.**, *see* Chien, J., *JSSC Nov. 2020 2914-2929*
- Arisaka, N.**, *see* Tamura, M., *JSSC Dec. 2020 3376-3386*
- Arkan, E.F.**, *see* Lim, J., *JSSC May 2020 1310-1323*
- Asano, T.**, *see* Akita, I., *JSSC June 2020 1599-1609*
- Asbeck, P.M.**, *see* Rabet, B., *JSSC June 2020 1482-1490*
- Ashna, E.**, *see* Jain, R., *JSSC Dec. 2020 3281-3293*
- Assem, P.**, Liu, W., Lei, Y., Hanumolu, P.K., and Pilawa-Podgurski, R.C.N., Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS; *JSSC Sept. 2020 2513-2528*
- Atashbar, M.Z.**, *see* Ahmad, M., *JSSC Nov. 2020 3036-3050*
- Augustine, C.**, *see* Ahmed, K.Z., *JSSC April 2020 977-987*
- Aurangozeb, Dick, C.R.**, Mohammad, M., and Hossain, M., Sequence-Coded Multilevel Signaling for High-Speed Interface; *JSSC Jan. 2020 27-37*
- Azizi, S.**, *see* Liu, R., *JSSC May 2020 1151-1164*

B

- Babaie, M.**, *see* Ruffino, A., *JSSC May 2020 1224-1238*
- Babaie, M.**, *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
- Babamir, S.**, and Razavi, B., A Digital RF Transmitter With Background Non-linearity Correction; *JSSC June 2020 1502-1515*
- Badami, K.**, *see* Giraldo, J.S.P., *JSSC April 2020 868-878*
- Bae, C.**, *see* Cherupally, S.K., *JSSC Oct. 2020 2680-2690*
- Bae, K.**, *see* Keel, M., *JSSC April 2020 889-897*
- Bae, M.**, *see* Keel, M., *JSSC April 2020 889-897*
- Bae, S.**, *see* Ha, K., *JSSC Jan. 2020 157-166*
- Baek, J.H.**, *see* Jeon, D., *JSSC March 2020 805-816*
- Baert, M.**, and Dehaene, W., A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs; *JSSC June 2020 1577-1587*
- Baghini, M.S.**, *see* Ahmad, M., *JSSC Nov. 2020 3036-3050*
- Baker, S.W.**, *see* Chien, J., *JSSC Nov. 2020 2914-2929*
- Bakkaloglu, B.**, *see* Joshi, K., *JSSC Aug. 2020 2151-2160*

- Baks, C.W.**, see Sadhu, B., *JSSC June 2020 1516-1529*
- Balakrishnan, S.**, see Raj, M., *JSSC April 2020 1086-1095*
- Bang, S.**, Cho, M., Meinerzhagen, P.A., Malavasi, A., Khellah, M.M., Tschanz, J.W., and De, V., An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop; *JSSC July 2020 1898-1908*
- Banin, E.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Banin, R.**, see Madoglio, P., *JSSC July 2020 1830-1841*
- Banin, R.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Bardsley, S.**, see Ali, A.M.A., *JSSC Dec. 2020 3210-3224*
- Bassi, M.**, see Franceschin, A., *JSSC July 2020 1842-1853*
- Bastani Parizi, M.**, see Tajalli, A., *JSSC April 2020 1108-1123*
- Bauernfeind, T.**, see Madoglio, P., *JSSC July 2020 1830-1841*
- Bauwelinck, J.**, see Coudyzer, G., *JSSC Aug. 2020 2206-2218*
- Beakes, M.P.**, see Toprak-Deniz, Z., *JSSC Jan. 2020 19-26*
- Beakes, M.P.**, see Toprak-Deniz, Z., *JSSC April 2020 1124*
- Beaumont, J.**, see Park, D., *JSSC April 2020 933-944*
- Beevi K.T., A.**, see Liu, R., *JSSC May 2020 1151-1164*
- Behroozpour, B.**, see Kashmiri, M., *JSSC Dec. 2020 3131-3145*
- Ben-Bassat, A.**, Gross, S., Lane, A., Nazimov, A., Khamaisi, B., Solomon, E., Banin, E., Borokhovich, E., Kimiagorov, N., Dinur, N., Skliar, P., Cohen, R., Banin, R., Zur, S., Reinhold, S., Breuer-Bruker, S., Abuhazira, T., Livneh, T., Maimon, T., Parker, U., Ravi, A., and Degani, O., A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications; *JSSC Dec. 2020 3414-3425*
- Berisha, V.**, see Kadetotad, D., *JSSC July 2020 1877-1887*
- Berkhout, M.**, see Karmakar, S., *JSSC Dec. 2020 3146-3156*
- Bermak, A.**, see Zhong, X., *JSSC June 2020 1684-1697*
- Bermak, A.**, see Mohamad, S., *JSSC May 2020 1351-1360*
- Bertulesi, L.**, see Santiccioli, A., *JSSC Dec. 2020 3349-3361*
- Bessire, B.**, see Zarghami, M., *JSSC Oct. 2020 2819-2830*
- Bevilacqua, A.**, see Franceschin, A., *JSSC July 2020 1842-1853*
- Bevilacqua, A.**, see Veni, S., *JSSC Sept. 2020 2345-2355*
- Bharadia, D.**, see Wang, P.P., *JSSC Nov. 2020 2959-2969*
- Bhoraskar, P.**, see Ali, A.M.A., *JSSC Dec. 2020 3210-3224*
- Billa, S.**, see Theertham, R., *JSSC Sept. 2020 2429-2442*
- Billa, S.**, Dixit, S., and Pavan, S., Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator; *JSSC Oct. 2020 2649-2659*
- Blaauw, D.**, see Wang, J., *JSSC Jan. 2020 76-86*
- Blaauw, D.**, see Lee, J., *JSSC Jan. 2020 87-97*
- Blaauw, D.**, see Park, D., *JSSC April 2020 933-944*
- Blaauw, D.**, see Chuo, L., *JSSC May 2020 1128-1138*
- Blaauw, D.**, Lee, H., Keane, J.P., Choi, J., and Pamarti, S., Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC); *JSSC Dec. 2020 3127-3130*
- Bodnar, R.**, see Kennedy, H., *JSSC Sept. 2020 2401-2413*
- Bollati, G.**, see Pisati, M., *JSSC Jan. 2020 6-18*
- Boni, A.**, see Adorni, N., *JSSC Feb. 2020 404-413*
- Boos, Z.**, see Madoglio, P., *JSSC July 2020 1830-1841*
- Borokhovich, E.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Bose, A.K.**, see Ahmad, M., *JSSC Nov. 2020 3036-3050*
- Bose, S.**, Shen, B., and Johnston, M.L., A Batteryless Motion-Adaptive Heart-beat Detection System-on-Chip Powered by Human Body Heat; *JSSC Nov. 2020 2902-2913*
- Botimer, J.**, see Chen, T., *JSSC June 2020 1709-1718*
- Braendli, M.**, see Kim, G., *JSSC Jan. 2020 38-48*
- Brederlow, R.**, see Nurmetov, U., *JSSC April 2020 846-855*
- Breems, L.J.**, Reynaert, P., and Clerc, S., Guest Editorial Special Section on the 45th IEEE European Solid-State Circuits Conference (ESSCIRC); *JSSC July 2020 1747-1748*
- Breems, L.J.**, see Karmakar, S., *JSSC Dec. 2020 3146-3156*
- Breuer-Bruker, S.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Breyne, L.**, see Verplaetse, M., *JSSC July 2020 1935-1945*
- Buckbee, K.**, see Mattioli Della Rocca, F., *JSSC July 2020 1762-1775*
- Buckwalter, J.**, see Hamza, A., *JSSC July 2020 1909-1921*
- Buckwalter, J.F.**, see Alshammary, H., *JSSC Feb. 2020 261-271*
- Buckwalter, J.F.**, see Alshammary, H., *JSSC May 2020 1199-1211*
- Buckwalter, J.F.**, see Ning, K., *JSSC May 2020 1411-1421*
- Bulzacchelli, J.F.**, see Toprak-Deniz, Z., *JSSC Jan. 2020 19-26*
- Bulzacchelli, J.F.**, see Perez, M.E., *JSSC March 2020 731-743*
- Bulzacchelli, J.F.**, see Toprak-Deniz, Z., *JSSC April 2020 1124*
- Burg, A.**, see Kim, G., *JSSC Jan. 2020 38-48*
- Burghartz, J.N.**, see Elsaegh, S., *JSSC Sept. 2020 2553-2566*
- Burm, J.**, see Yu, C., *JSSC Oct. 2020 2831-2841*
- Buttafava, M.**, see Conca, E., *JSSC Nov. 2020 3097-3111*

C

- Cai, H.**, see Shan, W., *JSSC May 2020 1422-1436*
- Cai, S.**, see Fan, Y., *JSSC Feb. 2020 439-451*
- Cao, C.**, see Tajalli, A., *JSSC April 2020 1108-1123*
- Cao, N.**, Chang, M., and Raychowdhury, A., A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics; *JSSC Jan. 2020 49-59*
- Cao, Y.**, and Zhou, J., Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless; *JSSC Nov. 2020 2984-2996*
- Carlen, P.L.**, see ElAnsary, M., *JSSC July 2020 1971-1983*
- Carlton, B.R.**, see Liu, R., *JSSC May 2020 1151-1164*
- Carlton, B.R.**, see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
- Carnelli, D.A.**, see Tajalli, A., *JSSC April 2020 1108-1123*
- Caruso, M.**, see Veni, S., *JSSC Sept. 2020 2345-2355*
- Carusone, T.C.**, Seok, M., Chang, H., and Chang, M., Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC); *JSSC Jan. 2020 3-5*
- Castello, R.**, see Pini, G., *JSSC July 2020 1819-1829*
- Cerqueira, J.P.**, Repetti, T.J., Pu, Y., Priyadarshi, S., Kim, M.A., and Seok, M., Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things; *JSSC Aug. 2020 2270-2284*
- Cesura, G.**, see Pisati, M., *JSSC Jan. 2020 6-18*
- Cevrero, A.**, see Kim, G., *JSSC Jan. 2020 38-48*
- Chae, Y.**, see Park, I., *JSSC April 2020 898-907*
- Chae, Y.**, see Lee, S., *JSSC Nov. 2020 2878-2888*
- Chae, Y.**, see Lee, C., *JSSC Nov. 2020 2889-2901*
- Chaitanya Ambatipudi, S.L.**, see Raj, M., *JSSC April 2020 1086-1095*
- Chakrabarti, C.**, see Park, D., *JSSC April 2020 933-944*
- Chakrabarti, C.**, see Kadetotad, D., *JSSC July 2020 1877-1887*
- Chan, C.**, see Jiang, W., *JSSC Feb. 2020 322-332*
- Chan, C.**, see Song, Y., *JSSC Feb. 2020 312-321*
- Chan, C.**, see Wang, W., *JSSC June 2020 1588-1598*
- Chan, C.**, see Zhang, M., *JSSC Dec. 2020 3225-3235*
- Chan, M.R.**, see Jiang, H., *JSSC Aug. 2020 2174-2185*
- Chang, C.**, see Ko, C., *JSSC April 2020 1043-1050*
- Chang, H.**, see Carusone, T.C., *JSSC Jan. 2020 3-5*
- Chang, K.**, see Huang, S., *JSSC Feb. 2020 452-464*
- Chang, K.**, see Raj, M., *JSSC April 2020 1086-1095*
- Chang, M.**, see Xue, C., *JSSC Jan. 2020 203-215*
- Chang, M.**, see Carusone, T.C., *JSSC Jan. 2020 3-5*
- Chang, M.**, see Cao, N., *JSSC Jan. 2020 49-59*
- Chang, M.**, see Si, X., *JSSC Jan. 2020 189-202*
- Chang, M.**, Lin, L., Romberg, J., and Raychowdhury, A., OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers; *JSSC March 2020 629-638*
- Chang, M.**, see Reza Pazhouhandeh, M., *JSSC July 2020 1984-1997*
- Chang, M.**, see Chiu, Y., *JSSC Oct. 2020 2790-2801*
- Chang, T.**, see Xue, C., *JSSC Jan. 2020 203-215*
- Chang, T.**, see Xue, C., *JSSC Jan. 2020 203-215*
- Chang, W.**, Chen, Y., Chen, C., Wang, P., Lin, K., Lee, C., Lo, L., Lin, J.G., and Yang, T., Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices; *JSSC Dec. 2020 3189-3199*

- Chang, Z.**, see Tan, M., *JSSC July 2020 1796-1806*
- Chang, Z.**, see Kang, E., *JSSC Dec. 2020 3157-3168*
- Chappidi, C.R.**, Lu, X., Wu, X., and Sengupta, K., Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas; *JSSC June 2020 1441-1454*
- Chappidi, C.R.**, see Lu, X., *JSSC June 2020 1455-1470*
- Charbon, E.**, see Ruffino, A., *JSSC May 2020 1224-1238*
- Charbon, E.**, see Mohseni, P., *JSSC Nov. 2020 2847-2848*
- Charbon, E.**, see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
- Chatterjee, B.**, Mousoulis, C., Seo, D., Kumar, A., Maity, S., Scott, S.M., Valentino, D.J., Morisette, D.T., Peroulis, D., and Sen, S., A Wearable Real-Time CMOS Dosimeter With Integrated Zero-Bias Floating Gate Sensor and an 861-nW 18-Bit Energy-Resolution Scalable Time-Based Radiation to Digital Converter; *JSSC March 2020 650-665*
- Chekuri, V.C.K.**, see Singh, A., *JSSC Feb. 2020 478-493*
- Chen, B.**, see Tang, K., *JSSC Nov. 2020 2970-2983*
- Chen, C.**, see Lin, M., *JSSC April 2020 956-966*
- Chen, C.**, see Chang, W., *JSSC Dec. 2020 3189-3199*
- Chen, G.K.**, see Kumar, R., *JSSC April 2020 945-955*
- Chen, H.**, see Jie, L., *JSSC Dec. 2020 3236-3247*
- Chen, J.**, see Si, X., *JSSC Jan. 2020 189-202*
- Chen, J.**, see Fan, Q., *JSSC Aug. 2020 2082-2093*
- Chen, J.**, see Chiu, Y., *JSSC Oct. 2020 2790-2801*
- Chen, K.**, see Park, D., *JSSC April 2020 933-944*
- Chen, M.S.**, see Nam, J., *JSSC March 2020 557-566*
- Chen, P.**, see Kawasumi, A., *JSSC Oct. 2020 2627-2628*
- Chen, S.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Chen, T.**, Botimer, J., Chou, T., and Zhang, Z., A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations; *JSSC June 2020 1709-1718*
- Chen, T.**, see Nagulu, A., *JSSC Dec. 2020 3308-3321*
- Chen, W.**, see Xue, C., *JSSC Jan. 2020 203-215*
- Chen, Y.**, see Lin, M., *JSSC April 2020 956-966*
- Chen, Y.**, see Chang, W., *JSSC Dec. 2020 3189-3199*
- Chen, Z.**, see Ma, T., *JSSC Feb. 2020 233-248*
- Chen, Z.**, see Liao, D., *JSSC March 2020 536-546*
- Chen, Z.**, Law, M., Mak, P., Zeng, X., and Martins, R.P., Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation; *JSSC Aug. 2020 2106-2117*
- Cheng, L.**, Ge, X., Ng, W.C., Ki, W., Zheng, J., Kwok, T.F., Tsui, C., and Liu, M., A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique; *JSSC April 2020 999-1010*
- Cheon, J.**, see Park, I., *JSSC April 2020 898-907*
- Cherniak, D.**, see Santiccioli, A., *JSSC Dec. 2020 3349-3361*
- Cherupally, S.K.**, Yin, S., Kadetotad, D., Bae, C., Kim, S.J., and Seo, J., A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation; *JSSC Oct. 2020 2680-2690*
- Chi, B.**, see Ma, T., *JSSC Feb. 2020 233-248*
- Chi, B.**, see Deng, W., *JSSC Aug. 2020 2027-2042*
- Chi, H.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Chi, T.**, see Lee, Y., *JSSC Aug. 2020 2247-2258*
- Chi, T.**, see Huang, M., *JSSC May 2020 1177-1186*
- Chi, T.**, see Li, S., *JSSC Dec. 2020 3362-3375*
- Chiang, P.**, see Raj, M., *JSSC April 2020 1086-1095*
- Chiang, P.Y.**, see Liao, Q., *JSSC May 2020 1282-1296*
- Chien, J.**, A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling; *JSSC March 2020 615-628*
- Chien, J.**, Baker, S.W., Soh, H.T., and Arbabian, A., Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring; *JSSC Nov. 2020 2914-2929*
- Chiotellis, N.**, see Chuo, L., *JSSC May 2020 1128-1138*
- Chiu, C.**, Zhang, Z., and Lin, T., Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS; *JSSC Nov. 2020 3024-3035*
- Chiu, Y.**, see Xue, C., *JSSC Jan. 2020 203-215*
- Chiu, Y.**, see Si, X., *JSSC Jan. 2020 189-202*
- Chiu, Y.**, Zhang, Z., Chen, J., Si, X., Liu, R., Tu, Y., Su, J., Huang, W., Wang, J., Wei, W., Hung, J., Sheu, S., Li, S., Wu, C., Liu, R., Hsieh, C., Tang, K., and Chang, M., A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors; *JSSC Oct. 2020 2790-2801*
- Cho, G.**, see Shin, S., *JSSC May 2020 1374-1385*
- Cho, H.**, see Jang, J., *JSSC Oct. 2020 2781-2789*
- Cho, K.**, see Kim, D., *JSSC Nov. 2020 2849-2865*
- Cho, M.**, see Bang, S., *JSSC July 2020 1898-1908*
- Cho, T.B.**, see Lee, J., *JSSC Dec. 2020 3400-3413*
- Choi, B.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Choi, B.**, see Jeon, D., *JSSC March 2020 805-816*
- Choi, G.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Choi, J.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Choi, J.**, see Kim, D., *JSSC Nov. 2020 2849-2865*
- Choi, J.**, see Blaauw, D., *JSSC Dec. 2020 3127-3130*
- Choi, M.**, see Shin, S., *JSSC May 2020 1374-1385*
- Choi, S.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Choi, S.**, see Keel, M., *JSSC April 2020 889-897*
- Choi, S.**, Sim, J., Kang, M., Choi, Y., Kim, H., and Kim, L., An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices; *JSSC Oct. 2020 2691-2702*
- Choi, W.**, see Kim, D., *JSSC Aug. 2020 2196-2205*
- Choi, Y.**, see Park, Y., *JSSC Sept. 2020 2468-2477*
- Choi, Y.**, see Choi, S., *JSSC Oct. 2020 2691-2702*
- Chong, K.**, see Gao, Y., *JSSC Aug. 2020 2129-2139*
- Chou, T.**, see Chen, T., *JSSC June 2020 1709-1718*
- Chun, J.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Chun, J.**, see Kim, D., *JSSC Nov. 2020 2849-2865*
- Chun, J.**, see Jin, X., *JSSC Oct. 2020 2724-2733*
- Chun, Y.**, and Anand, T., An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit; *JSSC March 2020 567-579*
- Chun, Y.**, see Ramachandran, A., *JSSC July 2020 1946-1959*
- Chung, B.**, see Keel, M., *JSSC April 2020 889-897*
- Chuo, L.**, Feng, Z., Kim, Y., Chiotellis, N., Yasuda, M., Miyoshi, S., Kawaminami, M., Grbic, A., Wentzloff, D., Blaauw, D., and Kim, H., Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated 4 × 4 × 4 mm³ Wireless Sensor Node; *JSSC May 2020 1128-1138*
- Clavera, B.T.**, see Purushothaman, V.K., *JSSC May 2020 1139-1150*
- Clemons, J.**, see Zimmer, B., *JSSC April 2020 920-932*
- Clerc, S.**, see Breems, L.J., *JSSC July 2020 1747-1748*
- Cohen, A.**, see Krupnik, Y., *JSSC April 2020 1077-1085*
- Cohen, R.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Conca, E.**, Sesta, V., Buttafava, M., Villa, F., Sieno, L.D., Mora, A.D., Contini, D., Taroni, P., Torricelli, A., Pifferi, A., Zappa, F., and Tosi, A., Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS; *JSSC Nov. 2020 3097-3111*
- Contini, D.**, see Conca, E., *JSSC Nov. 2020 3097-3111*
- Corna, A.**, see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
- Coudyzer, G.**, Ossieur, P., Bauwelinck, J., and Yin, X., A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25μm SiGe:C BiCMOS; *JSSC Aug. 2020 2206-2218*
- Craninckx, J.**, see Tsai, C., *JSSC July 2020 1854-1863*
- Craninckx, J.**, see Renukaswamy, P.T., *JSSC Dec. 2020 3294-3307*
- Cressler, J.D.**, see Ju, I., *JSSC Sept. 2020 2356-2370*
- Cui, B.**, and Long, J.R., A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS; *JSSC May 2020 1239-1248*

D

Daftari, I.K., see Lee, K., *JSSC Nov. 2020 2947-2958*

Dai, F.F., see Liao, D., *JSSC March 2020 536-546*

Dai, F.F., see Wang, H., *JSSC April 2020 1064-1076*

Dai, W., see Shan, W., *JSSC March 2020 826-836*

Dai, W., see Shan, W., *JSSC May 2020 1422-1436*
Dally, W.J., see Zimmer, B., *JSSC April 2020 920-932*
Das, R., see Wang, J., *JSSC Jan. 2020 76-86*
Das, S., see Fletcher, B.J., *JSSC Sept. 2020 2414-2428*
Dasalukunte, D., see Liu, R., *JSSC May 2020 1151-1164*
Dasurcu, A., see Johnson, M., *JSSC May 2020 1270-1281*
Date, H., see Shibata, N., *JSSC Jan. 2020 178-188*
De, V., see Singh, A., *JSSC Feb. 2020 478-493*
De, V., see Ahmed, K.Z., *JSSC April 2020 977-987*
De, V., see Kumar, R., *JSSC April 2020 945-955*
De, V., see Bang, S., *JSSC July 2020 1898-1908*
De Bernardinis, F., see Pisati, M., *JSSC Jan. 2020 6-18*
de Godoy, D., and Kinget, P.R., An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization; *JSSC June 2020 1610-1623*
De Heyn, P., see Raj, M., *JSSC April 2020 1086-1095*
De Pelecijn, E., and Steyaert, M.S.J., Stacking Isolated SC Cores for High-Voltage Wide Input Range Monolithic DC-DC Conversion; *JSSC Oct. 2020 2639-2648*
Dean, J., see Wilson, C., *JSSC May 2020 1401-1410*
Degani, O., see Madoglio, P., *JSSC July 2020 1830-1841*
Degani, O., see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
Degertekin, F.L., see Lim, J., *JSSC May 2020 1310-1323*
Dehaene, W., see Baert, M., *JSSC June 2020 1577-1587*
Demeester, P., see Verplaetse, M., *JSSC July 2020 1935-1945*
Deng, L., Wang, G., Li, G., Li, S., Liang, L., Zhu, M., Wu, Y., Yang, Z., Zou, Z., Pei, J., Wu, Z., Hu, X., Ding, Y., He, W., Xie, Y., and Shi, L., Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation; *JSSC Aug. 2020 2228-2246*
Deng, W., see Ma, T., *JSSC Feb. 2020 233-248*
Deng, W., Song, Z., Ma, R., Lin, J., Li, Y., Ye, J., Kong, S., Hu, S., Jia, H., and Chi, B., An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and IQ Phase-Coupled Frequency Synthesizer; *JSSC Aug. 2020 2027-2042*
Dewan, S., see Ahmad, M., *JSSC Nov. 2020 3036-3050*
Dey, S., see Maghami, H., *JSSC March 2020 706-718*
Dick, C.R., see Aurangozeb, ., *JSSC Jan. 2020 27-37*
Dickson, T.O., see Toprak-Deniz, Z., *JSSC Jan. 2020 19-26*
Dickson, T.O., see Toprak-Deniz, Z., *JSSC April 2020 1124*
Diels, W., Steyaert, M., and Tavernier, F., 1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS; *JSSC July 2020 1776-1784*
Diemoz, T.E., see Perez, M.E., *JSSC March 2020 731-743*
Dillon, C., see Ali, A.M.A., *JSSC Dec. 2020 3210-3224*
Dinc, H., see Ali, A.M.A., *JSSC Dec. 2020 3210-3224*
Dinc, T., see Lee, W., *JSSC May 2020 1187-1198*
Ding, H., see Zheng, X., *JSSC July 2020 1864-1876*
Ding, Y., see Deng, L., *JSSC Aug. 2020 2228-2246*
Dinur, N., see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
Dixit, S., see Billa, S., *JSSC Oct. 2020 2649-2659*
Do, H., see Yoon, J.M., *JSSC Aug. 2020 2219-2227*
Dolev, N., see Krupnik, Y., *JSSC April 2020 1077-1085*
Dong, Q., see Lee, J., *JSSC Jan. 2020 87-97*
Dorrance, R., see Liu, R., *JSSC May 2020 1151-1164*
Dougherty, C.M., see Nurmetov, U., *JSSC April 2020 846-855*
Dreslinski, R.G., see Park, D., *JSSC April 2020 933-944*
Du, Y., see Zhu, Z., *JSSC June 2020 1565-1576*
Dufour, S., see ElAnsary, M., *JSSC July 2020 1971-1983*
Dunna, M., see Wang, P.P., *JSSC Nov. 2020 2959-2969*
Dutton, N.A.W., see Mattioli Della Rocca, F., *JSSC July 2020 1762-1775*

E

Eckert, C., see Wang, J., *JSSC Jan. 2020 76-86*
Eitan, R., see Krupnik, Y., *JSSC April 2020 1077-1085*
ElAnsary, M., Soltani, N., Kassiri, H., Machado, R., Dufour, S., Carlen, P.L., Thompson, M., and Genov, R., 50nW Opamp-Less $\Delta\Sigma$ -Modulated Bio-

impedance Spectrum Analyzer for Electrochemical Brain Interfacing; *JSSC July 2020 1971-1983*

Elkholy, A., see Khashaba, A., *JSSC March 2020 592-601*
Elkholy, A., see Kim, D., *JSSC Aug. 2020 2196-2205*
Elsaegh, S., Veit, C., Zschieschang, U., Amayreh, M., Letzkus, F., Sailer, H., Jurisch, M., Burghartz, J.N., Wurfel, U., Klauk, H., Zappe, H., and Manoli, Y., Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications; *JSSC Sept. 2020 2553-2566*
Emer, J.S., see Zimmer, B., *JSSC April 2020 920-932*
Epitiaux, M., see Raj, M., *JSSC April 2020 1086-1095*
Erfani, R., Marefat, F., Nag, S., and Mohseni, P., A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230-mW Output Power for Capacitively Powered Biomedical Implants; *JSSC March 2020 756-766*
Esparza, B.P., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
Etou, S., see Tamura, M., *JSSC Dec. 2020 3376-3386*

F

Faddegon, B.A., see Lee, K., *JSSC Nov. 2020 2947-2958*
Fadila, A.A., see Pang, J., *JSSC Sept. 2020 2371-2386*
Fadila, A.A., see Wang, Y., *JSSC May 2020 1249-1269*
Falk, S., see Zhang, Y., *JSSC June 2020 1471-1481*
Fan, Q., Hong, Y., and Chen, J., A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration; *JSSC Aug. 2020 2082-2093*
Fan, Q., see Karmakar, S., *JSSC Dec. 2020 3146-3156*
Fan, Y., Kumar, A., Iwai, T., Roshan-Zamir, A., Cai, S., Sun, B., and Palermo, S., A 32-Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver With Adaptive Echo Cancellation Techniques; *JSSC Feb. 2020 439-451*
Fang, T., see Ma, S., *JSSC Feb. 2020 333-343*
Fang, Y., see Tang, Z., *JSSC March 2020 781-793*
Fang, Y., see Ning, K., *JSSC May 2020 1411-1421*
Fang, Z., see Tang, K., *JSSC Nov. 2020 2970-2983*
Fathima, S., see Sayal, A., *JSSC Jan. 2020 60-75*
Feng, S., see Park, D., *JSSC April 2020 933-944*
Feng, X., see Yuan, Z., *JSSC Feb. 2020 465-477*
Feng, Y., see Zhu, Z., *JSSC June 2020 1565-1576*
Feng, Z., see Chuo, L., *JSSC May 2020 1128-1138*
Ferrari, G., see Guglielmi, E., *JSSC Aug. 2020 2094-2105*
Ferriss, M., see Sadhu, B., *JSSC June 2020 1516-1529*
Fieze, T.S., see Maghami, H., *JSSC March 2020 706-718*
Fletcher, B.J., Das, S., and Mak, T., A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration; *JSSC Sept. 2020 2414-2428*
Floyd, B.A., see Wilson, C., *JSSC May 2020 1401-1410*
Flynn, M.P., see Jie, L., *JSSC Dec. 2020 3236-3247*
Fojtik, M., see Zimmer, B., *JSSC April 2020 920-932*
Franceschin, A., Andreani, P., Padovan, F., Bassi, M., and Bevilacqua, A., A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on $1/f$ Noise Upconversion Caused by Short-Channel Effects; *JSSC July 2020 1842-1853*
Francesse, P., see Kim, G., *JSSC Jan. 2020 38-48*
Frans, Y., see Raj, M., *JSSC April 2020 1086-1095*
Friedman, D., see Sadhu, B., *JSSC June 2020 1516-1529*
Fritz, T., see Nurmetov, U., *JSSC April 2020 846-855*
Fu, C., see Lin, M., *JSSC April 2020 956-966*
Fu, X., see Wang, Y., *JSSC May 2020 1249-1269*
Fujimoto, A., see Akita, I., *JSSC June 2020 1599-1609*
Fujimura, T., see Hamada, H., *JSSC Sept. 2020 2316-2335*
Fujita, H., see Tamura, M., *JSSC Dec. 2020 3376-3386*
Fujiwara, T., see Tamura, M., *JSSC Dec. 2020 3376-3386*
Fukuda, R., see Shibata, N., *JSSC Jan. 2020 178-188*
Furubayashi, Y., Oshima, T., Yamawaki, T., Watanabe, K., Mori, K., Mori, N., Matsumoto, A., Kamada, Y., Isobe, A., and Sekiguchi, T., A 22- $\mu\text{g}/\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass

Structure and Digital Noise-Reduction Techniques; *JSSC Sept. 2020* 2539-2552

G

- Galioglu, A.**, see Johnson, M., *JSSC May 2020* 1270-1281
Gammad, G.G.L., see Park, J.H., *JSSC Oct. 2020* 2771-2780
Gao, L., see Jiang, H., *JSSC June 2020* 1530-1541
Gao, P., see Park, D., *JSSC April 2020* 933-944
Gao, Y., Li, L., Chong, K., and Mok, P.K.T., A Hybrid LED Driver With Improved Efficiency; *JSSC Aug. 2020* 2129-2139
Garampazzi, M., see Pisati, M., *JSSC Jan. 2020* 6-18
Gasparini, L., see Zarghami, M., *JSSC Oct. 2020* 2819-2830
Ge, X., see Cheng, L., *JSSC April 2020* 999-1010
Geng, L., see Zhang, Y., *JSSC March 2020* 602-614
Genov, R., see Reza Pazhouhandeh, M., *JSSC July 2020* 1984-1997
Genov, R., see ElAnsary, M., *JSSC July 2020* 1971-1983
George, A.K., see Lee, J., *JSSC Sept. 2020* 2489-2497
Gertner, R.S., see Abbott, J., *JSSC Sept. 2020* 2567-2582
Gharibdoust, K., see Tajalli, A., *JSSC April 2020* 1108-1123
Ghittori, N., see Pisati, M., *JSSC Jan. 2020* 6-18
Ghovanloo, M., see Lim, J., *JSSC May 2020* 1310-1323
Gielen, G., see Sacco, E., *JSSC Sept. 2020* 2456-2467
Ginsburg, B., see Takeuchi, K., *JSSC April 2020* 843-845
Giraldo, J.S.P., Lauwereins, S., Badami, K., and Verhelst, M., Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification; *JSSC April 2020* 868-878
Giunco, F., see Pisati, M., *JSSC Jan. 2020* 6-18
Goel, S.K., see Lin, M., *JSSC April 2020* 956-966
Goins, J., see Maghami, H., *JSSC March 2020* 706-718
Gonen, B., Karmakar, S., van Veldhoven, R., and Makinwa, K.A.A., A Continuous-Time Zoom ADC for Low-Power Audio Applications; *JSSC April 2020* 1023-1031
Gong, Y., see Ju, I., *JSSC Sept. 2020* 2356-2370
Gordon, E., see Madoglio, P., *JSSC July 2020* 1830-1841
Corret, D., see Tajalli, A., *JSSC April 2020* 1108-1123
Gossmann, T., see Madoglio, P., *JSSC July 2020* 1830-1841
Gottardi, M., see Zou, Y., *JSSC Nov. 2020* 3112-3121
Gray, C.T., see Zimmer, B., *JSSC April 2020* 920-932
Grayson, J., see Raj, M., *JSSC April 2020* 1086-1095
Grbic, A., see Chuo, L., *JSSC May 2020* 1128-1138
Gross, S., see Ben-Bassat, A., *JSSC Dec. 2020* 3414-3425
Grzyb, J., see Jain, R., *JSSC Dec. 2020* 3281-3293
Gu, J., see Sun, N., *JSSC March 2020* 523-524
Gu, J., see Jia, T., *JSSC Aug. 2020* 2259-2269
Gu, Q.J., see Li, J., *JSSC June 2020* 1491-1501
Gu, X., see Sadhu, B., *JSSC June 2020* 1516-1529
Guglielmi, E., Toso, F., Zanetto, F., Sciortino, G., Mesri, A., Sampietro, M., and Ferrari, G., High-Value Tunable Pseudo-Resistors Design; *JSSC Aug. 2020* 2094-2105
Guo, M., Mao, J., Sin, S., Wei, H., and Martins, R.P., A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration; *JSSC March 2020* 693-705
Guo, T., see Li, K., *JSSC Nov. 2020* 3076-3086
Guo, T., see Tang, K., *JSSC Nov. 2020* 2970-2983
Gupta, A., see Tajalli, A., *JSSC April 2020* 1108-1123
Gupta, A.K., see Sadhu, B., *JSSC June 2020* 1516-1529
Gweon, S., see Kim, K., *JSSC Aug. 2020* 2161-2173
Gyongy, I., see Mattioli Della Rocca, F., *JSSC July 2020* 1762-1775

H

- Ha, K.**, Lee, C., Lee, D., Moon, D., Hwang, H., Park, D., Kim, Y., Son, Y.H., Na, B., Lee, S., Park, Y., Kwon, H., Oh, T., Sohn, Y., Bae, S., Park, K., and Lee, J., A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques; *JSSC Jan. 2020* 157-166

- Haapala, T.**, Rantataro, T., and Halonen, K.A.I., A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices; *JSSC July 2020* 1922-1934
Hada, R., see Yamada, Y., *JSSC Jan. 2020* 120-132
Hahn, S.K., see Jeon, C., *JSSC April 2020* 856-867
Hall, C., see Tajalli, A., *JSSC April 2020* 1108-1123
Hall, D.A., see Mondal, S., *JSSC Feb. 2020* 414-425
Hall, D.A., see Jiang, H., *JSSC June 2020* 1530-1541
Hall, D.A., see Jiang, H., *JSSC Aug. 2020* 2174-2185
Hall, N.A., see Tang, X., *JSSC Nov. 2020* 3064-3075
Halonen, K.A.I., see Haapala, T., *JSSC July 2020* 1922-1934
Ham, D., see Abbott, J., *JSSC Sept. 2020* 2567-2582
Hamada, H., Tsutsumi, T., Matsuzaki, H., Fujimura, T., Abdo, I., Shirane, A., Okada, K., Itami, G., Song, H., Sugiyama, H., and Nosaka, H., 300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers; *JSSC Sept. 2020* 2316-2335
Hamada, M., see Kawasumi, A., *JSSC Oct. 2020* 2627-2628
Hamaoka, F., see Nagatani, M., *JSSC Sept. 2020* 2301-2315
Hamashita, K., see Sun, H., *JSSC Feb. 2020* 426-438
Hampel, S., see Madoglio, P., *JSSC July 2020* 1830-1841
Hamza, A., see AlShammery, H., *JSSC Feb. 2020* 261-271
Hamza, A., Hill, C., AlShammery, H., and Buckwalter, J., High-Rejection RF Code Domain Receivers for Simultaneous Transmit and Receive Applications; *JSSC July 2020* 1909-1921
Hamza, A., see AlShammery, H., *JSSC May 2020* 1199-1211
Han, J., see Lee, J., *JSSC Dec. 2020* 3400-3413
Han, J., see Lee, J., *JSSC Dec. 2020* 3400-3413
Han, M., see Kim, D., *JSSC Jan. 2020* 167-177
Hanumolu, P.K., see Khashaba, A., *JSSC March 2020* 592-601
Hanumolu, P.K., see Kim, D., *JSSC Aug. 2020* 2196-2205
Hanumolu, P.K., see Assem, P., *JSSC Sept. 2020* 2513-2528
Hardy, C., Ramadass, Y., Scoones, K., and Le, H., Erratum to “A Flying-Inductor Hybrid DC-DC Converter for 1-Cell and 2-Cell Smart-Cable Battery Chargers” [Dec 19 3292-3305]; *JSSC March 2020* 837
Hashiguchi, T., see Shibata, N., *JSSC Jan. 2020* 178-188
Hashimoto, T., see Shibata, N., *JSSC Jan. 2020* 178-188
Hassanin, A., see Tajalli, A., *JSSC April 2020* 1108-1123
Hattori, T., see Kondo, H., *JSSC Jan. 2020* 133-144
Hayashi, M., see Takemoto, T., *JSSC Jan. 2020* 145-156
He, J., see Liao, Q., *JSSC May 2020* 1282-1296
He, W., see Deng, L., *JSSC Aug. 2020* 2228-2246
Heinemann, B., see Zhang, Y., *JSSC June 2020* 1471-1481
Heinrich-Barna, S., see Lee, S., *JSSC Sept. 2020* 2498-2512
Hella, M.M., see Hsu, Y., *JSSC Oct. 2020* 2756-2770
Henderson, R.K., see Mattioli Della Rocca, F., *JSSC July 2020* 1762-1775
Heng, C., see Xiong, B., *JSSC June 2020* 1698-1708
Heng, C., see Luo, Y., *JSSC May 2020* 1361-1373
Heydari, P., see Nazari, P., *JSSC Feb. 2020* 282-297
Hill, C., see AlShammery, H., *JSSC Feb. 2020* 261-271
Hill, C., see Hamza, A., *JSSC July 2020* 1909-1921
Hill, C., see AlShammery, H., *JSSC May 2020* 1199-1211
Hillger, P., see Jain, R., *JSSC Dec. 2020* 3281-3293
Hirono, M., see Kondo, S., *JSSC Nov. 2020* 2866-2877
Hisada, T., see Shibata, N., *JSSC Jan. 2020* 178-188
Hofstra, K.L., see Tajalli, A., *JSSC April 2020* 1108-1123
Holden, B., see Tajalli, A., *JSSC April 2020* 1108-1123
Holm, A., see Madoglio, P., *JSSC July 2020* 1830-1841
Hong, C., and Liu, T., A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS; *JSSC Aug. 2020* 2285-2294
Hong, S., see Keum, N., *JSSC Nov. 2020* 3087-3096
Hong, S., A Resonant Current-Mode Wireless Power and Data Receiver for Loosely Coupled Implantable Devices; *JSSC Dec. 2020* 3200-3209
Hong, Y., see Fan, Q., *JSSC Aug. 2020* 2082-2093
Hori, S., see Pang, J., *JSSC Sept. 2020* 2371-2386
Hori, S., see Wang, Y., *JSSC May 2020* 1249-1269
Hormati, A., see Tajalli, A., *JSSC April 2020* 1108-1123

Hosoda, S., see Yamada, Y., *JSSC Jan. 2020 120-132*
Hosono, K., see Shibata, N., *JSSC Jan. 2020 178-188*
Hossain, M., see Aurangozeb, ., *JSSC Jan. 2020 27-37*
Hosseinzadeh, N., see Ning, K., *JSSC May 2020 1411-1421*
Hsieh, C., see Xue, C., *JSSC Jan. 2020 203-215*
Hsieh, C., see Si, X., *JSSC Jan. 2020 189-202*
Hsieh, C., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
Hsieh, K.C., see Lin, M., *JSSC April 2020 956-966*
Hsu, C., Andeen, T.R., and Sun, N., A Pipeline SAR ADC With Second-Order Interstage Gain Error Shaping; *JSSC April 2020 1032-1042*
Hsu, C., see Tang, X., *JSSC Dec. 2020 3248-3259*
Hsu, S., see Kumar, R., *JSSC April 2020 945-955*
Hsu, Y., Liu, Z., and Hella, M.M., A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording; *JSSC Oct. 2020 2756-2770*
Hu, C., see Lin, M., *JSSC April 2020 956-966*
Hu, H., see Xu, Y., *JSSC Oct. 2020 2810-2818*
Hu, S., see Deng, W., *JSSC Aug. 2020 2027-2042*
Hu, S., see Liao, Q., *JSSC May 2020 1282-1296*
Hu, X., see Deng, L., *JSSC Aug. 2020 2228-2246*
Huang, C., see Jiang, H., *JSSC Aug. 2020 2174-2185*
Huang, H., see Pang, J., *JSSC Sept. 2020 2371-2386*
Huang, H., and Kuo, T., A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and < -70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing; *JSSC Sept. 2020 2478-2488*
Huang, M., Lu, Y., and Martins, R.P., An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction; *JSSC June 2020 1637-1650*
Huang, M., Chi, T., Li, S., Huang, T., and Wang, H., A 24.5-43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO; *JSSC May 2020 1177-1186*
Huang, M., see Mannem, N.S., *JSSC Dec. 2020 3335-3348*
Huang, P., and Kuo, T., A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting; *JSSC July 2020 1998-2008*
Huang, S., Chang, K., Liou, H., and Yang, C., A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control; *JSSC Feb. 2020 452-464*
Huang, T., see Xue, C., *JSSC Jan. 2020 203-215*
Huang, T., see Jung, D., *JSSC March 2020 525-535*
Huang, T., see Lin, M., *JSSC April 2020 956-966*
Huang, T., see Huang, M., *JSSC May 2020 1177-1186*
Huang, T., see Mannem, N.S., *JSSC Dec. 2020 3335-3348*
Huang, W., see Si, X., *JSSC Jan. 2020 189-202*
Huang, W., see Lin, M., *JSSC April 2020 956-966*
Huang, W., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
Huh, Y., see Lee, C., *JSSC Nov. 2020 2889-2901*
Hung, J., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
Hung, S., see Yoo, S., *JSSC Dec. 2020 3322-3334*
Hung, T., see Wang, J., *JSSC Dec. 2020 3271-3280*
Hutchings, S.W., see Mattioli Della Rocca, F., *JSSC July 2020 1762-1775*
Hwang, H., see Ha, K., *JSSC Jan. 2020 157-166*
Hyuga, F., see Yamada, Y., *JSSC Jan. 2020 120-132*

I

Ida, M., see Nagatani, M., *JSSC Sept. 2020 2301-2315*
Im, D., see Kim, D., *JSSC Jan. 2020 167-177*
Iotti, L., see Zhao, B., *JSSC Feb. 2020 249-260*
Iotti, L., Krishnamurthy, S., LaCaille, G., and Niknejad, A.M., A Low-Power 70-100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback; *JSSC Aug. 2020 2043-2054*
Ishigaki, Y., see Yamada, Y., *JSSC Jan. 2020 120-132*
Ishii, H., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Isobe, A., see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
Itami, G., see Hamada, H., *JSSC Sept. 2020 2316-2335*

+ Check author entry for coauthors

Ito, M., see Kondo, H., *JSSC Jan. 2020 133-144*
Iwai, T., see Fan, Y., *JSSC Feb. 2020 439-451*

J

Jafarlou, S., see Nazari, P., *JSSC Feb. 2020 282-297*
Jahromi, S., Jansson, J., Keranen, P., and Kostamovaara, J., A 32 \times 128 SPAD-257 TDC Receiver IC for Pulsed TOF Solid-State 3-D Imaging; *JSSC July 2020 1960-1970*
Jain, A., see Qi, L., *JSSC Feb. 2020 344-355*
Jain, R., Hillger, P., Ashna, E., Grzyb, J., and Pfeiffer, U.R., A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging; *JSSC Dec. 2020 3281-3293*
Jain, S., see Lin, L., *JSSC April 2020 967-976*
Jain, S., see Johnson, M., *JSSC May 2020 1270-1281*
Jain, S., Lin, L., and Alioto, M., Processor Energy-Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies; *JSSC Oct. 2020 2670-2679*
Jalili, H., and Momeni, O., A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS; *JSSC March 2020 547-556*
Jalili, H., and Momeni, O., A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS; *JSSC Sept. 2020 2387-2400*
Jang, J., see Park, J., *JSSC April 2020 879-888*
Jang, J., Lee, J., Cho, H., Lee, J., and Yoo, H., Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability; *JSSC Oct. 2020 2781-2789*
Jang, M., see Lee, C., *JSSC Nov. 2020 2889-2901*
Jang, S., see Kim, D., *JSSC Jan. 2020 167-177*
Jansson, J., see Jahromi, S., *JSSC July 2020 1960-1970*
Je, M., see Lee, J., *JSSC Sept. 2020 2489-2497*
Jeon, C., Koo, J., Lee, K., Lee, M., Kim, S., Shin, S., Hahn, S.K., and Sim, J., A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna; *JSSC April 2020 856-867*
Jeon, C., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
Jeon, D., see Park, J., *JSSC Jan. 2020 108-119*
Jeon, D., Baek, J.H., Kim, Y., Lee, J., Kim, D.K., and Choi, B., A Physical Unclonable Function With Bit Error Rate < 2.3 $\times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code; *JSSC March 2020 805-816*
Jeon, T., see Lee, C., *JSSC Nov. 2020 2889-2901*
Jeong, D., see Yoon, J.M., *JSSC Aug. 2020 2219-2227*
Jeong, D., see Lee, J., *JSSC Aug. 2020 2186-2195*
Jeong, J., see Maeng, J., *JSSC June 2020 1624-1636*
Jeong, J., see Park, I., *JSSC May 2020 1324-1336*
Jeong, J., see Lee, S., *JSSC Nov. 2020 2878-2888*
Jeong, S., see Lee, J., *JSSC Jan. 2020 87-97*
Jia, H., see Deng, W., *JSSC Aug. 2020 2027-2042*
Jia, H., Valavi, H., Tang, Y., Zhang, J., and Verma, N., A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing; *JSSC Sept. 2020 2609-2621*
Jia, T., Wei, Y., Joseph, R., and Gu, J., An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture; *JSSC Aug. 2020 2259-2269*
Jiang, D., see Qi, L., *JSSC Feb. 2020 344-355*
Jiang, H., Wang, P.P., Gao, L., Pochet, C., Rebeiz, G.M., Hall, D.A., and Mercier, P.P., A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz; *JSSC June 2020 1530-1541*
Jiang, H., Huang, C., Chan, M.R., and Hall, D.A., A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End; *JSSC Aug. 2020 2174-2185*
Jiang, J., see Zhou, D., *JSSC Aug. 2020 2140-2150*
Jiang, N., see Zimmer, B., *JSSC April 2020 920-932*
Jiang, W., Zhu, Y., Zhang, M., Chan, C., and Martins, R.P., A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier; *JSSC Feb. 2020 322-332*

- Jiang, Z.**, see Yin, S., *JSSC June 2020 1733-1743*
- Jiang, Z.**, Yin, S., Seo, J., and Seok, M., C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism; *JSSC July 2020 1888-1897*
- Jie, L.**, Zheng, B., Chen, H., and Flynn, M.P., A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension; *JSSC Dec. 2020 3236-3247*
- Jin, D.**, see Seo, M., *JSSC Oct. 2020 2660-2669*
- Jin, G.**, see Zhang, Y., *JSSC March 2020 602-614*
- Jin, K.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Jin, S.**, see Yu, C., *JSSC Oct. 2020 2831-2841*
- Jin, X.**, see Zhang, Y., *JSSC June 2020 1471-1481*
- Jin, X.**, Park, W., Kang, D., Ko, Y., Kwon, K., and Chun, J., A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth; *JSSC Oct. 2020 2724-2733*
- Jin, Y.**, see Keel, M., *JSSC April 2020 889-897*
- Jo, W.**, see Park, I., *JSSC April 2020 898-907*
- Jobashi, M.**, see Yamada, Y., *JSSC Jan. 2020 120-132*
- Johnson, M.**, Dascurcu, A., Zhan, K., Galioglu, A., Kumar Adepur, N., Jain, S., Krishnaswamy, H., and Natarajan, A.S., Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays; *JSSC May 2020 1270-1281*
- Johnston, M.L.**, see Ouh, H., *JSSC Feb. 2020 392-403*
- Johnston, M.L.**, see Bose, S., *JSSC Nov. 2020 2902-2913*
- Joseph, R.**, see Jia, T., *JSSC Aug. 2020 2259-2269*
- Joshi, K.**, Manandhar, S., and Bakkaloglu, B., A 5.6 μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz; *JSSC Aug. 2020 2151-2160*
- Ju, I.**, Gong, Y., and Cressler, J.D., Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit; *JSSC Sept. 2020 2356-2370*
- Juarez-Hernandez, E.**, see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
- Jung, D.**, Li, S., Park, J., Huang, T., Zhao, H., and Wang, H., A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation; *JSSC March 2020 525-535*
- Jung, S.**, see Shin, S., *JSSC May 2020 1374-1385*
- Jung, S.**, see Lee, J., *JSSC Dec. 2020 3400-3413*
- Jung, T.**, see Keel, M., *JSSC April 2020 889-897*
- Jurisch, M.**, see Elsaegh, S., *JSSC Sept. 2020 2553-2566*
- K**
- Kadetotad, D.**, Yin, S., Berisha, V., Chakrabarti, C., and Seo, J., An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition; *JSSC July 2020 1877-1887*
- Kadetotad, D.**, see Cherupally, S.K., *JSSC Oct. 2020 2680-2690*
- Kajitani, Y.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Kamada, Y.**, see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
- Kanda, K.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Kaneko, T.**, see Pang, J., *JSSC Sept. 2020 2371-2386*
- Kaneko, T.**, see Wang, Y., *JSSC May 2020 1249-1269*
- Kang, B.**, see Lee, J., *JSSC Dec. 2020 3400-3413*
- Kang, D.**, see Jin, X., *JSSC Oct. 2020 2724-2733*
- Kang, E.**, see Tan, M., *JSSC July 2020 1796-1806*
- Kang, E.**, Tan, M., An, J., Chang, Z., Vince, P., Senegond, N., Mateo, T., Meynier, C., and Pertjjs, M.A.P., A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes; *JSSC Dec. 2020 3157-3168*
- Kang, I.**, see Lee, J., *JSSC Dec. 2020 3400-3413*
- Kang, M.**, see Choi, S., *JSSC Oct. 2020 2691-2702*
- Kao, H.**, see Xue, C., *JSSC Jan. 2020 203-215*
- Kar, M.**, see Singh, A., *JSSC Feb. 2020 478-493*
- Kar, M.**, see Kumar, R., *JSSC April 2020 945-955*
- Karmakar, S.**, see Gonen, B., *JSSC April 2020 1023-1031*
- Karmakar, S.**, Zhang, H., van Veldhoven, R., Breems, L.J., Berkhout, M., Fan, Q., and Makinwa, K.A.A., A 28-W, -102.2 -dB THD+N Class-D Amplifier Using a Hybrid Δ EM-PWM Scheme; *JSSC Dec. 2020 3146-3156*
- Kasap, B.**, see Tang, X., *JSSC April 2020 1011-1022*
- Kashmiri, M.**, Behroozpour, B., Petkov, V.P., Wojciechowski, K.E., and Lang, C., A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar; *JSSC Dec. 2020 3131-3145*
- Kassiri, H.**, see ElAnsary, M., *JSSC July 2020 1971-1983*
- Katagiri, H.**, see Kondo, S., *JSSC Nov. 2020 2866-2877*
- Katayama, Y.**, see Tamura, M., *JSSC Dec. 2020 3376-3386*
- Kaufmann, M.**, and Wicht, B., A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency; *JSSC Dec. 2020 3169-3178*
- Kaul, H.**, see Kumar, R., *JSSC April 2020 945-955*
- Kawabe, T.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Kawabuchi, M.**, see Wang, Y., *JSSC May 2020 1249-1269*
- Kawaguchi, K.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Kawakami, K.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Kawaminami, M.**, see Lee, J., *JSSC Jan. 2020 87-97*
- Kawaminami, M.**, see Chuo, L., *JSSC May 2020 1128-1138*
- Kawasumi, A.**, Hamada, M., and Chen, P., Introduction to the Special Section on the 2019 Asian Solid-State Circuits Conference (A-SSCC); *JSSC Oct. 2020 2627-2628*
- Ke, X.**, see Yan, D., *JSSC April 2020 988-998*
- Keane, J.P.**, see Blaauw, D., *JSSC Dec. 2020 3127-3130*
- Keay, J.**, see Tajalli, A., *JSSC April 2020 1108-1123*
- Keckler, S.W.**, see Zimmer, B., *JSSC April 2020 920-932*
- Keel, M.**, Jin, Y., Kim, Y., Kim, D., Kim, Y., Bae, M., Chung, B., Son, S., Kim, H., An, T., Choi, S., Jung, T., Kwon, Y., Seo, S., Kim, S., Bae, K., Shin, S., Ki, M., Yoo, S., Moon, C., Ryu, H., and Kim, J., A VGA Indirect Time-of-Flight CMOS Image Sensor With 4-Tap 7- μ m Global-Shutter Pixel and Fixed-Pattern Phase Noise Self-Compensation; *JSSC April 2020 889-897*
- Keller, B.**, see Zimmer, B., *JSSC April 2020 920-932*
- Kennedy, H.**, Bodnar, R., Lee, T., and Redman-White, W., A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer; *JSSC Sept. 2020 2401-2413*
- Keranen, P.**, see Jahromi, S., *JSSC July 2020 1960-1970*
- Keum, N.**, Hong, S., and Kwon, O., An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs; *JSSC Nov. 2020 3087-3096*
- Khailany, B.**, see Zimmer, B., *JSSC April 2020 920-932*
- Khairi, A.**, see Krupnik, Y., *JSSC April 2020 1077-1085*
- Khamaisi, B.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Khataba, A.**, Elkholy, A., Megawer, K.M., Ahmed, M.G., and Hanumolu, P.K., A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques; *JSSC March 2020 592-601*
- Khellah, M.M.**, see Bang, S., *JSSC July 2020 1898-1908*
- Ki, M.**, see Keel, M., *JSSC April 2020 889-897*
- Ki, W.**, see Cheng, L., *JSSC April 2020 999-1010*
- Kikuchi, K.**, see Miki, T., *JSSC Oct. 2020 2747-2755*
- Kim, B.**, see Lee, J., *JSSC Aug. 2020 2186-2195*
- Kim, C.**, see Kim, D., *JSSC Jan. 2020 167-177*
- Kim, C.**, see Park, J., *JSSC April 2020 879-888*
- Kim, C.**, see Maeng, J., *JSSC June 2020 1624-1636*
- Kim, C.**, see Park, Y., *JSSC Sept. 2020 2468-2477*
- Kim, C.**, see Park, I., *JSSC May 2020 1324-1336*
- Kim, D.**, Park, M., Jang, S., Song, J., Chi, H., Choi, G., Choi, S., Kim, C., Han, M., Koo, K., Kim, Y., Lee, D.U., Lee, J., Kwon, K., Choi, B., Kim, H., Ku, S., Kim, J., Oh, S., Im, D., Lee, Y., Park, M., Choi, J., Chun, J., and Jin, K., A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx; *JSSC Jan. 2020 167-177*
- Kim, D.**, see Keel, M., *JSSC April 2020 889-897*
- Kim, D.**, Ahmed, M.G., Choi, W., Elkholy, A., and Hanumolu, P.K., A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS; *JSSC Aug. 2020 2196-2205*
- Kim, D.**, Lee, S., Park, D., Piao, C., Park, J., Ahn, Y., Cho, K., Shin, J., Song, S.M., Kim, S., Chun, J., and Choi, J., Indirect Time-of-Flight CMOS Image

- Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression; *JSSC Nov. 2020* 2849-2865
- Kim, D.K.**, see Jeon, D., *JSSC March 2020* 805-816
- Kim, G.**, Kull, L., Luu, D., Braendli, M., Menolfi, C., Francese, P., Yueksel, H., Aprile, C., Morf, T., Kossel, M., Ceverero, A., Ozkaya, I., Burg, A., Toifl, T., and Leblebici, Y., A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wire-line Receiver Data-Path in 14-nm FinFET; *JSSC Jan. 2020* 38-48
- Kim, H.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Kim, H.**, see Park, D., *JSSC April 2020* 933-944
- Kim, H.**, see Keel, M., *JSSC April 2020* 889-897
- Kim, H.**, see Lee, J., *JSSC Aug. 2020* 2186-2195
- Kim, H.**, see Chuo, L., *JSSC May 2020* 1128-1138
- Kim, H.**, see Choi, S., *JSSC Oct. 2020* 2691-2702
- Kim, J.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Kim, J.**, see Keel, M., *JSSC April 2020* 889-897
- Kim, J.**, see Kim, K., *JSSC Aug. 2020* 2161-2173
- Kim, J.**, see Lee, C., *JSSC Nov. 2020* 2889-2901
- Kim, J.**, see Seo, M., *JSSC Oct. 2020* 2660-2669
- Kim, K.**, Kim, J., Gweon, S., Kim, M., and Yoo, H., A 0.5-V Sub-10- μ W 15.28-m Ω /Hz Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error; *JSSC Aug. 2020* 2161-2173
- Kim, L.**, see Choi, S., *JSSC Oct. 2020* 2691-2702
- Kim, M.**, see Kim, K., *JSSC Aug. 2020* 2161-2173
- Kim, M.A.**, see Cerqueira, J.P., *JSSC Aug. 2020* 2270-2284
- Kim, S.**, see Rhee, C., *JSSC Feb. 2020* 378-391
- Kim, S.**, see Jeon, C., *JSSC April 2020* 856-867
- Kim, S.**, see Keel, M., *JSSC April 2020* 889-897
- Kim, S.**, see Van Dijk, J.P.G., *JSSC Nov. 2020* 2930-2946
- Kim, S.**, see Kim, D., *JSSC Nov. 2020* 2849-2865
- Kim, S.**, see Lee, J., *JSSC Dec. 2020* 3400-3413
- Kim, S.J.**, see Cherupally, S.K., *JSSC Oct. 2020* 2680-2690
- Kim, T.**, see Lee, S., *JSSC Nov. 2020* 2878-2888
- Kim, T.**, see Lee, S., *JSSC Nov. 2020* 2878-2888
- Kim, T.W.**, see Park, J., *JSSC April 2020* 879-888
- Kim, W.**, see Lee, J., *JSSC Dec. 2020* 3400-3413
- Kim, Y.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Kim, Y.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Kim, Y.**, see Lee, J., *JSSC Jan. 2020* 87-97
- Kim, Y.**, see Jeon, D., *JSSC March 2020* 805-816
- Kim, Y.**, see Keel, M., *JSSC April 2020* 889-897
- Kim, Y.**, see Keel, M., *JSSC April 2020* 889-897
- Kim, Y.**, see Abbott, J., *JSSC Sept. 2020* 2567-2582
- Kim, Y.**, see Chuo, L., *JSSC May 2020* 1128-1138
- Kim, Y.**, see Seo, M., *JSSC Oct. 2020* 2660-2669
- Kimiagorov, N.**, see Ben-Bassat, A., *JSSC Dec. 2020* 3414-3425
- Kimura, K.**, see Yamada, Y., *JSSC Jan. 2020* 120-132
- Kimura, K.**, see Kondo, S., *JSSC Nov. 2020* 2866-2877
- King, Y.**, see Xue, C., *JSSC Jan. 2020* 203-215
- Kinget, P.R.**, see de Godoy, D., *JSSC June 2020* 1610-1623
- Kinget, P.R.**, see Mangal, V., *JSSC Aug. 2020* 2069-2081
- Kinget, P.R.**, see Zhang, Y., *JSSC Sept. 2020* 2443-2455
- Kinyua, M.**, see Zhou, D., *JSSC Aug. 2020* 2140-2150
- Klauck, H.**, see Elsaegh, S., *JSSC Sept. 2020* 2553-2566
- Klinefelter, A.**, see Zimmer, B., *JSSC April 2020* 920-932
- Klumperink, E.A.M.**, see Thijssen, B.J., *JSSC July 2020* 1785-1795
- Klumperink, E.A.M.**, see Purushothaman, V.K., *JSSC May 2020* 1139-1150
- Ko, C.**, Kuan, T., Shen, R., and Chang, C., A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control; *JSSC April 2020* 1043-1050
- Ko, Y.**, see Jin, X., *JSSC Oct. 2020* 2724-2733
- Kobayashi, K.W.**, and McCleary, Y.Z., Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations; *JSSC Sept. 2020* 2336-2344
- Kobayashi, N.**, see Shibata, N., *JSSC Jan. 2020* 178-188
- Kobayashi, T.**, see Nagatani, M., *JSSC Sept. 2020* 2301-2315
- Koh, D.**, see Yoon, J.M., *JSSC Aug. 2020* 2219-2227
- Koh, H.**, see Park, J., *JSSC April 2020* 879-888
- Koh, Y.L.**, see Shibata, N., *JSSC Jan. 2020* 178-188
- Koike, T.**, see Kondo, H., *JSSC Jan. 2020* 133-144
- Koizumi, T.**, see Yamada, Y., *JSSC Jan. 2020* 120-132
- Kojima, M.**, see Shibata, N., *JSSC Jan. 2020* 178-188
- Kondo, F.**, see Tamura, M., *JSSC Dec. 2020* 3376-3386
- Kondo, H.**, Otani, S., Otsuki, N., Suzuki, Y., Okumura, N., Maeda, S., Yanagita, T., Koike, T., Yayama, K., Shimazaki, Y., Ito, M., Uemura, M., Hattori, T., and Sakamoto, N., A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D; *JSSC Jan. 2020* 133-144
- Kondo, S.**, Kubota, H., Katagiri, H., Ota, Y., Hirono, M., Ta, T.T., Okuni, H., Ohtsuka, S., Ojima, Y., Sugimoto, T., Ishii, H., Yoshioka, K., Kimura, K., Sai, A., and Matsumoto, N., An Automotive LiDAR SoC for 240 \times 192-Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm 2 Voltage/Time Dual-Data-Converter-Based AFE; *JSSC Nov. 2020* 2866-2877
- Kong, S.**, see Deng, W., *JSSC Aug. 2020* 2027-2042
- Koo, J.**, see Jeon, C., *JSSC April 2020* 856-867
- Koo, K.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Koottala, P.**, see Theertham, R., *JSSC Sept. 2020* 2429-2442
- Kossel, M.**, see Kim, G., *JSSC Jan. 2020* 38-48
- Kostamovaara, J.**, see Jahromi, S., *JSSC July 2020* 1960-1970
- Krattenmacher, M.**, see Zhang, Y., *JSSC June 2020* 1471-1481
- Krenek, K.**, see Abbott, J., *JSSC Sept. 2020* 2567-2582
- Kreupl, F.**, see Nurmetov, U., *JSSC April 2020* 846-855
- Krishnamurthy, H.K.**, see Ahmed, K.Z., *JSSC April 2020* 977-987
- Krishnamurthy, R.K.**, see Kumar, R., *JSSC April 2020* 945-955
- Krishnamurthy, S.**, see Iotti, L., *JSSC Aug. 2020* 2043-2054
- Krishnamurthy, S.**, and Niknejad, A.M., Design and Analysis of Enhanced Mixer-First Receivers Achieving 40-dB/decade RF Selectivity; *JSSC May 2020* 1165-1176
- Krishnapura, N.**, see Praveen, M.V., *JSSC Feb. 2020* 272-281
- Krishnaswamy, H.**, see Johnson, M., *JSSC May 2020* 1270-1281
- Krishnaswamy, H.**, see Nagulu, A., *JSSC Dec. 2020* 3308-3321
- Kristem, V.**, see Liu, R., *JSSC May 2020* 1151-1164
- Krupnik, Y.**, Perelman, Y., Levin, I., Sanhedrai, Y., Eitan, R., Khairi, A., Shifman, Y., Landau, Y., Virobnik, U., Dolev, N., Meisler, A., and Cohen, A., 112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels; *JSSC April 2020* 1077-1085
- Ku, S.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Kuan, T.**, see Ko, C., *JSSC April 2020* 1043-1050
- Kubota, H.**, see Kondo, S., *JSSC Nov. 2020* 2866-2877
- Kubozoe, R.**, see Pang, J., *JSSC Sept. 2020* 2371-2386
- Kubozoe, R.**, see Wang, Y., *JSSC May 2020* 1249-1269
- Kulkarni, J.P.**, see Sayal, A., *JSSC Jan. 2020* 60-75
- Kull, L.**, see Kim, G., *JSSC Jan. 2020* 38-48
- Kumar, A.**, see Fan, Y., *JSSC Feb. 2020* 439-451
- Kumar, A.**, see Chatterjee, B., *JSSC March 2020* 650-665
- Kumar, R.**, Suresh, V., Kar, M., Satpathy, S., Anders, M.A., Kaul, H., Agarwal, A., Hsu, S., Chen, G.K., Krishnamurthy, R.K., De, V., and Mathew, S.K., A 4900- μ m 2 839-Mb/s Side-Channel Attack-Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition; *JSSC April 2020* 945-955
- Kumar Adepu, N.**, see Johnson, M., *JSSC May 2020* 1270-1281
- Kumar Hanumolu, P.**, New Associate Editors; *JSSC June 2020* 1439-1440
- Kunihiro, K.**, see Pang, J., *JSSC Sept. 2020* 2371-2386
- Kunihiro, K.**, see Wang, Y., *JSSC May 2020* 1249-1269
- Kunz, K.**, see Lee, S., *JSSC Sept. 2020* 2498-2512
- Kuo, N.**, see Zhao, B., *JSSC Feb. 2020* 249-260
- Kuo, T.**, see Huang, P., *JSSC July 2020* 1998-2008
- Kuo, T.**, see Huang, H., *JSSC Sept. 2020* 2478-2488
- Kuo, T.**, see Wang, J., *JSSC Dec. 2020* 3271-3280
- Kurui, Y.**, see Akita, I., *JSSC June 2020* 1599-1609
- Kwok, T.F.**, see Cheng, L., *JSSC April 2020* 999-1010
- Kwon, H.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Kwon, K.**, see Kim, D., *JSSC Jan. 2020* 167-177

Kwon, K., see Jin, X., *JSSC Oct. 2020 2724-2733*
Kwon, O., see Keum, N., *JSSC Nov. 2020 3087-3096*
Kwon, Y., see Keel, M., *JSSC April 2020 889-897*

L

- LaCaille, G.**, see Iotti, L., *JSSC Aug. 2020 2043-2054*
Lacaita, A.L., see Santiccioli, A., *JSSC Dec. 2020 3349-3361*
Lai, X., see Zhong, L., *JSSC Sept. 2020 2529-2538*
Lambrecht, J., see Verplaetse, M., *JSSC July 2020 1935-1945*
Landau, Y., see Krupnik, Y., *JSSC April 2020 1077-1085*
Lane, A., see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
Lang, C., see Kashmiri, M., *JSSC Dec. 2020 3131-3145*
Lauwereins, S., see Giraldo, J.S.P., *JSSC April 2020 868-878*
Law, M., see Zhong, X., *JSSC June 2020 1684-1697*
Law, M., see Chen, Z., *JSSC Aug. 2020 2106-2117*
Le, H., see Hardy, C., *JSSC March 2020 837*
Leblebici, Y., see Kim, G., *JSSC Jan. 2020 38-48*
Lecca, M., see Zou, Y., *JSSC Nov. 2020 3112-3121*
Lee, C., see Ha, K., *JSSC Jan. 2020 157-166*
Lee, C., see Xue, C., *JSSC Jan. 2020 203-215*
Lee, C., Jeon, T., Jang, M., Park, S., Kim, J., Lim, J., Ahn, J., Huh, Y., and Chae, Y., A 6.5- μ W 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording; *JSSC Nov. 2020 2889-2901*
Lee, C., see Chang, W., *JSSC Dec. 2020 3189-3199*
Lee, D., see Ha, K., *JSSC Jan. 2020 157-166*
Lee, D., and Mercier, P.P., A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of -256 dB; *JSSC June 2020 1542-1552*
Lee, D.U., see Kim, D., *JSSC Jan. 2020 167-177*
Lee, F., see Lin, M., *JSSC April 2020 956-966*
Lee, G., see Park, J., *JSSC April 2020 879-888*
Lee, H., see Shin, S., *JSSC May 2020 1374-1385*
Lee, H., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
Lee, H., see Blaauw, D., *JSSC Dec. 2020 3127-3130*
Lee, J., see Park, J., *JSSC Jan. 2020 108-119*
Lee, J., see Ha, K., *JSSC Jan. 2020 157-166*
Lee, J., see Kim, D., *JSSC Jan. 2020 167-177*
Lee, J., Zhang, Y., Dong, Q., Lim, W., Saligane, M., Kim, Y., Jeong, S., Lim, J., Yasuda, M., Miyoshi, S., Kawaminami, M., Blaauw, D., and Sylvester, D., A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation; *JSSC Jan. 2020 87-97*
Lee, J., see Shibata, N., *JSSC Jan. 2020 178-188*
Lee, J., see Jeon, D., *JSSC March 2020 805-816*
Lee, J., see Yoon, J.M., *JSSC Aug. 2020 2219-2227*
Lee, J., Lee, K., Kim, H., Kim, B., Park, K., and Jeong, D., A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference; *JSSC Aug. 2020 2186-2195*
Lee, J., George, A.K., and Je, M., An Ultra-Low-Noise Swing-Boosted Differential Relaxation Oscillator in 0.18- μ m CMOS; *JSSC Sept. 2020 2489-2497*
Lee, J., see Jang, J., *JSSC Oct. 2020 2781-2789*
Lee, J., see Jang, J., *JSSC Oct. 2020 2781-2789*
Lee, J., Han, J., Lo, C., Kim, W., Kim, S., Kang, B., Han, J., Jung, S., Nomiyama, T., Cho, T.B., and Kang, I., NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution; *JSSC Dec. 2020 3400-3413*
Lee, J., see Lee, J., *JSSC Dec. 2020 3400-3413*
Lee, J., see Lee, J., *JSSC Dec. 2020 3400-3413*
Lee, K., see Jeon, C., *JSSC April 2020 856-867*
Lee, K., see Lee, J., *JSSC Aug. 2020 2186-2195*
Lee, K., Scholey, J., Norman, E.B., Daftari, I.K., Mishra, K.K., Faddegon, B.A., Maharbiz, M.M., and Anwar, M., A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy; *JSSC Nov. 2020 2947-2958*
Lee, M., see Jeon, C., *JSSC April 2020 856-867*
Lee, S., see Ha, K., *JSSC Jan. 2020 157-166*
Lee, S., Heinrich-Barna, S., Noh, K., Kunz, K., and Sanchez-Sinencio, E., A 1-nA 4.5-nW 289-ppm/ $^{\circ}$ C Current Reference Using Automatic Calibration; *JSSC Sept. 2020 2498-2512*
Lee, S., Jeong, J., Kim, T., Park, C., Kim, T., and Chae, Y., A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray Detector With 16-bit Column-Parallel Continuous-Time Incremental $\Delta\Sigma$ ADCs; *JSSC Nov. 2020 2878-2888*
Lee, S., see Kim, D., *JSSC Nov. 2020 2849-2865*
Lee, T., see Kennedy, H., *JSSC Sept. 2020 2401-2413*
Lee, W., Dinc, T., and Valdes-Garcia, A., Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS; *JSSC May 2020 1187-1198*
Lee, Y., see Kim, D., *JSSC Jan. 2020 167-177*
Lee, Y., Chi, T., and Yang, C., A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices; *JSSC Aug. 2020 2247-2258*
Lei, Y., see Assem, P., *JSSC Sept. 2020 2513-2528*
Letzkus, F., see Elsaegh, S., *JSSC Sept. 2020 2553-2566*
Levantino, S., see Santiccioli, A., *JSSC Dec. 2020 3349-3361*
Levin, I., see Krupnik, Y., *JSSC April 2020 1077-1085*
Li, C., see Lin, M., *JSSC April 2020 956-966*
Li, D., and Yang, K., A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization; *JSSC Jan. 2020 98-107*
Li, D., Zhu, Z., Liu, J., Zhuang, H., Yang, Y., and Sun, N., A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration; *JSSC Nov. 2020 3051-3063*
Li, G., see Deng, L., *JSSC Aug. 2020 2228-2246*
Li, J., see Xue, C., *JSSC Jan. 2020 203-215*
Li, J., see Zha, Y., *JSSC April 2020 908-919*
Li, J., Shu, R., Xu, Z., and Gu, Q.J., A 21-dm-OP₁ dB 20.3%-Efficiency -131.8 -dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS; *JSSC June 2020 1491-1501*
Li, K., Yang, C., Guo, T., and Zheng, Y., A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications; *JSSC Nov. 2020 3076-3086*
Li, L., see Gao, Y., *JSSC Aug. 2020 2129-2139*
Li, M., see Liao, Q., *JSSC May 2020 1282-1296*
Li, Q., see Si, X., *JSSC Jan. 2020 189-202*
Li, Q., see Zhu, Z., *JSSC June 2020 1565-1576*
Li, S., see Zhong, Y., *JSSC Feb. 2020 356-368*
Li, S., see Zhao, W., *JSSC March 2020 666-679*
Li, S., see Jung, D., *JSSC March 2020 525-535*
Li, S., see Deng, L., *JSSC Aug. 2020 2228-2246*
Li, S., Pan, D.Z., and Sun, N., An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback; *JSSC May 2020 1337-1350*
Li, S., see Huang, M., *JSSC May 2020 1177-1186*
Li, S., see Tang, X., *JSSC Nov. 2020 3064-3075*
Li, S., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
Li, S., Chi, T., and Wang, H., Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting; *JSSC Dec. 2020 3362-3375*
Li, S., see Tang, X., *JSSC Dec. 2020 3248-3259*
Li, T., see Yin, Y., *JSSC Nov. 2020 2997-3008*
Li, X., see Yuan, Z., *JSSC Feb. 2020 465-477*
Li, X., Mao, F., Lu, Y., and Martins, R.P., A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning; *JSSC Oct. 2020 2629-2638*
Li, Y., see Zhao, B., *JSSC Feb. 2020 249-260*
Li, Y., see Xiong, B., *JSSC June 2020 1698-1708*
Li, Y., see Deng, W., *JSSC Aug. 2020 2027-2042*
Li, Y., see Luo, Y., *JSSC May 2020 1361-1373*
Li, Y., see Yin, Y., *JSSC Nov. 2020 2997-3008*
Li, Z., see Pang, J., *JSSC Sept. 2020 2371-2386*
Liang, L., see Deng, L., *JSSC Aug. 2020 2228-2246*
Liang, W., see Zhang, Y., *JSSC June 2020 1471-1481*
Liang, Z., Wei, H., and Liu, T., A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm; *JSSC March 2020 817-825*

- Liao, D.**, Zhang, Y., Dai, F.F., Chen, Z., and Wang, Y., An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO; *JSSC March 2020* 536-546
- Liao, Q.**, Qi, N., Li, M., Hu, S., He, J., Yin, B., Shi, J., Liu, J., Chiang, P.Y., Xiao, X., and Wu, N., A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS; *JSSC May 2020* 1282-1296
- Lim, C.**, see Park, Y., *JSSC Sept. 2020* 2468-2477
- Lim, D.**, see Ahmed, A.H., *JSSC Sept. 2020* 2597-2608
- Lim, J.**, see Lee, J., *JSSC Jan. 2020* 87-97
- Lim, J.**, Tekes, C., Arkan, E.F., Rezvanitabar, A., Degertekin, F.L., and Ghoivanloo, M., Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip; *JSSC May 2020* 1310-1323
- Lim, J.**, see Lee, C., *JSSC Nov. 2020* 2889-2901
- Lim, W.**, see Lee, J., *JSSC Jan. 2020* 87-97
- Lin, C.**, see Xue, C., *JSSC Jan. 2020* 203-215
- Lin, J.**, see Deng, W., *JSSC Aug. 2020* 2027-2042
- Lin, J.G.**, see Chang, W., *JSSC Dec. 2020* 3189-3199
- Lin, K.**, see Chang, W., *JSSC Dec. 2020* 3189-3199
- Lin, L.**, see Chang, M., *JSSC March 2020* 629-638
- Lin, L.**, Jain, S., and Alioto, M., Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW; *JSSC April 2020* 967-976
- Lin, L.**, see Jain, S., *JSSC Oct. 2020* 2670-2679
- Lin, M.**, Huang, T., Tsai, C., Tam, K., Hsieh, K.C., Chen, C., Huang, W., Hu, C., Chen, Y., Goel, S.K., Fu, C., Rusu, S., Li, C., Yang, S., Wong, M., Yang, S., and Lee, F., A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing; *JSSC April 2020* 956-966
- Lin, S.**, see Mehta, N., *JSSC April 2020* 1096-1107
- Lin, T.**, see Chiu, C., *JSSC Nov. 2020* 3024-3035
- Lin, W.**, see Xue, C., *JSSC Jan. 2020* 203-215
- Lin, W.**, see Xue, C., *JSSC Jan. 2020* 203-215
- Liou, H.**, see Huang, S., *JSSC Feb. 2020* 452-464
- Liu, B.**, see Zhao, B., *JSSC Feb. 2020* 249-260
- Liu, B.**, see Pang, J., *JSSC Sept. 2020* 2371-2386
- Liu, B.**, see Wang, Y., *JSSC May 2020* 1249-1269
- Liu, D.**, see Song, H., *JSSC Feb. 2020* 219-232
- Liu, D.**, see Sadhu, B., *JSSC June 2020* 1516-1529
- Liu, H.**, see Pang, J., *JSSC Sept. 2020* 2371-2386
- Liu, H.**, see Wang, Y., *JSSC May 2020* 1249-1269
- Liu, J.**, see Ma, S., *JSSC Feb. 2020* 333-343
- Liu, J.**, see Xue, C., *JSSC Jan. 2020* 203-215
- Liu, J.**, see Liao, Q., *JSSC May 2020* 1282-1296
- Liu, J.**, see Tang, X., *JSSC Nov. 2020* 3064-3075
- Liu, J.**, see Li, D., *JSSC Nov. 2020* 3051-3063
- Liu, J.**, Tang, X., Zhao, W., Shen, L., and Sun, N., A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation; *JSSC Dec. 2020* 3260-3270
- Liu, J.**, see Tang, X., *JSSC Dec. 2020* 3248-3259
- Liu, K.**, Min, Y., Yang, X., Sun, H., and Shinohara, H., A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection; *JSSC June 2020* 1719-1732
- Liu, L.**, see Ma, S., *JSSC Feb. 2020* 333-343
- Liu, L.**, see Peng, G., *JSSC Feb. 2020* 505-519
- Liu, M.**, see Cheng, L., *JSSC April 2020* 999-1010
- Liu, P.**, see Shan, W., *JSSC May 2020* 1422-1436
- Liu, Q.**, see Zhou, D., *JSSC Aug. 2020* 2140-2150
- Liu, R.**, see Xue, C., *JSSC Jan. 2020* 203-215
- Liu, R.**, see Si, X., *JSSC Jan. 2020* 189-202
- Liu, R.**, see Si, X., *JSSC Jan. 2020* 189-202
- Liu, R.**, Beevi K.T., A., Dorrance, R., Dasalukunte, D., Kristem, V., Santana Lopez, M.A., Min, A.W., Azizi, S., Park, M., and Carlton, B.R., An 802.11ba-Based Wake-Up Radio Receiver With Wi-Fi Transceiver Integration; *JSSC May 2020* 1151-1164
- Liu, R.**, see Chiu, Y., *JSSC Oct. 2020* 2790-2801
- Liu, R.**, see Chiu, Y., *JSSC Oct. 2020* 2790-2801
- Liu, S.**, see Shen, Y., *JSSC March 2020* 680-692
- Liu, T.**, see Liang, Z., *JSSC March 2020* 817-825
- Liu, T.**, see Hong, C., *JSSC Aug. 2020* 2285-2294
- Liu, W.**, see Assem, P., *JSSC Sept. 2020* 2513-2528
- Liu, W.C.**, Ng, P.H., and Pilawa-Podgurski, R., A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation; *JSSC March 2020* 744-755
- Liu, X.**, and Luong, H.C., A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS; *JSSC April 2020* 1051-1063
- Liu, X.**, see Ahmed, K.Z., *JSSC April 2020* 977-987
- Liu, X.**, see Zheng, X., *JSSC June 2020* 1651-1664
- Liu, X.**, see Zheng, X., *JSSC July 2020* 1864-1876
- Liu, Y.**, see Yuan, Z., *JSSC Feb. 2020* 465-477
- Liu, Y.**, see Ma, T., *JSSC Feb. 2020* 233-248
- Liu, Z.**, see Hsu, Y., *JSSC Oct. 2020* 2756-2770
- Livneh, T.**, see Ben-Bassat, A., *JSSC Dec. 2020* 3414-3425
- Lo, C.**, see Lee, J., *JSSC Dec. 2020* 3400-3413
- Lo, L.**, see Chang, W., *JSSC Dec. 2020* 3189-3199
- Lomax, P.**, see Mattioli Della Rocca, F., *JSSC July 2020* 1762-1775
- Long, J.R.**, see Cui, B., *JSSC May 2020* 1239-1248
- Lou, L.**, see Tang, K., *JSSC Nov. 2020* 2970-2983
- Lu, M.**, see Shan, W., *JSSC March 2020* 794-804
- Lu, M.**, see Shan, W., *JSSC March 2020* 826-836
- Lu, N.**, see Zhao, W., *JSSC March 2020* 666-679
- Lu, X.**, see Chappidi, C.R., *JSSC June 2020* 1441-1454
- Lu, X.**, Chappidi, C.R., Wu, X., and Sengupta, K., Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas; *JSSC June 2020* 1455-1470
- Lu, Y.**, see Huang, M., *JSSC June 2020* 1637-1650
- Lu, Y.**, see Li, X., *JSSC Oct. 2020* 2629-2638
- Luo, X.**, see Pang, J., *JSSC Sept. 2020* 2371-2386
- Luo, X.**, see Qian, H.J., *JSSC May 2020* 1297-1309
- Luo, Y.**, Li, Y., Thean, A.V., and Heng, C., An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter; *JSSC May 2020* 1361-1373
- Luong, H.C.**, see Liu, X., *JSSC April 2020* 1051-1063
- Luu, D.**, see Kim, G., *JSSC Jan. 2020* 38-48
- Lv, F.**, see Zheng, X., *JSSC June 2020* 1651-1664
- Lv, F.**, see Zheng, X., *JSSC July 2020* 1864-1876
- Lyu, L.**, see Ye, D., *JSSC May 2020* 1386-1400
- Lyu, Y.**, and Tavernier, F., A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs; *JSSC July 2020* 1807-1818

M

- Ma, D.B.**, see Yan, D., *JSSC April 2020* 988-998
- Ma, R.**, see Deng, W., *JSSC Aug. 2020* 2027-2042
- Ma, S.**, Liu, L., Fang, T., Liu, J., and Wu, N., A Discrete-Time Audio $\Sigma\Delta$ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques; *JSSC Feb. 2020* 333-343
- Ma, T.**, Deng, W., Chen, Z., Wu, J., Zheng, W., Wang, S., Qi, N., Liu, Y., and Chi, B., A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator; *JSSC Feb. 2020* 233-248
- Ma, Y.**, see Ahmed, A.H., *JSSC Sept. 2020* 2597-2608
- Machado, R.**, see ElAnsary, M., *JSSC July 2020* 1971-1983
- Maddipatla, D.**, see Ahmad, M., *JSSC Nov. 2020* 3036-3050
- Madoglio, P.**, Palaskas, Y., Angel, J., Tomasik, J., Hampel, S., Schubert, P., Preyler, P., Mayer, T., Bauernfeind, T., Plechinger, P., Ravi, A., Degani, O., Banin, R., Gordon, E., Martev, D., Gossmann, T., Holm, A., and Boos, Z., A Cellular Multiband DTC-Based Digital Polar Transmitter With -153 -dBc/Hz Noise in 14-nm FinFET; *JSSC July 2020* 1830-1841
- Maeda, S.**, see Kondo, H., *JSSC Jan. 2020* 133-144
- Maeng, J.**, Shim, M., Jeong, J., Park, I., Park, Y., and Kim, C., A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance; *JSSC June 2020* 1624-1636
- Maeng, J.**, see Park, I., *JSSC May 2020* 1324-1336
- Maghami, H.**, Payandehnia, P., Mirzaie, H., Zanbaghi, R., Zareie, H., Goins, J., Dey, S., Mayaram, K., and Fiez, T.S., A Highly Linear OTA-Less 1-1

- MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique; *JSSC March 2020 706-718*
- Maharbiz, M.M.**, see Lee, K., *JSSC Nov. 2020 2947-2958*
- Mahashin, D.**, see Raj, M., *JSSC April 2020 1086-1095*
- Mai, H.**, see Mattioli Della Rocca, F., *JSSC July 2020 1762-1775*
- Maimon, T.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Maity, S.**, see Chatterjee, B., *JSSC March 2020 650-665*
- Mak, P.**, see Xu, K., *JSSC Aug. 2020 2055-2068*
- Mak, P.**, see Chen, Z., *JSSC Aug. 2020 2106-2117*
- Mak, P.**, see Qi, G., *JSSC Dec. 2020 3387-3399*
- Mak, T.**, see Fletcher, B.J., *JSSC Sept. 2020 2414-2428*
- Makinwa, K.A.A.**, see Yousefzadeh, B., *JSSC Feb. 2020 369-377*
- Makinwa, K.A.A.**, see Gonen, B., *JSSC April 2020 1023-1031*
- Makinwa, K.A.A.**, see Karmakar, S., *JSSC Dec. 2020 3146-3156*
- Malavasi, A.**, see Bang, S., *JSSC July 2020 1898-1908*
- Malik, S.**, see Ahmad, M., *JSSC Nov. 2020 3036-3050*
- Manandhar, S.**, see Joshi, K., *JSSC Aug. 2020 2151-2160*
- Mangal, V.**, and Kinget, P.R., Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers; *JSSC Aug. 2020 2069-2081*
- Mangraviti, G.**, see Tsai, C., *JSSC July 2020 1854-1863*
- Mannem, N.S.**, Huang, M., Huang, T., and Wang, H., A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays; *JSSC Dec. 2020 3335-3348*
- Manoli, Y.**, see Elsaegh, S., *JSSC Sept. 2020 2553-2566*
- Manstretta, D.**, see Pini, G., *JSSC July 2020 1819-1829*
- Mao, F.**, see Li, X., *JSSC Oct. 2020 2629-2638*
- Mao, J.**, see Guo, M., *JSSC March 2020 693-705*
- Marefat, F.**, see Erfani, R., *JSSC March 2020 756-766*
- Markovic, D.**, see Yousefi, A., *JSSC Sept. 2020 2583-2596*
- Markulic, N.**, see Renukaswamy, P.T., *JSSC Dec. 2020 3294-3307*
- Martev, D.**, see Madoglio, P., *JSSC July 2020 1830-1841*
- Martins, R.P.**, see Jiang, W., *JSSC Feb. 2020 322-332*
- Martins, R.P.**, see Song, Y., *JSSC Feb. 2020 312-321*
- Martins, R.P.**, see Qi, L., *JSSC Feb. 2020 344-355*
- Martins, R.P.**, see Guo, M., *JSSC March 2020 693-705*
- Martins, R.P.**, see Huang, M., *JSSC June 2020 1637-1650*
- Martins, R.P.**, see Wang, W., *JSSC June 2020 1588-1598*
- Martins, R.P.**, see Xu, K., *JSSC Aug. 2020 2055-2068*
- Martins, R.P.**, see Chen, Z., *JSSC Aug. 2020 2106-2117*
- Martins, R.P.**, see Li, X., *JSSC Oct. 2020 2629-2638*
- Martins, R.P.**, see Zhang, M., *JSSC Dec. 2020 3225-3235*
- Martins, R.P.**, see Qi, G., *JSSC Dec. 2020 3387-3399*
- Mason, R.**, see Pfaff, D., *JSSC March 2020 580-591*
- Massolini, R.G.**, see Pisati, M., *JSSC Jan. 2020 6-18*
- Masuda, A.**, see Yamada, Y., *JSSC Jan. 2020 120-132*
- Masuda, M.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Mateo, T.**, see Tan, M., *JSSC July 2020 1796-1806*
- Mateo, T.**, see Kang, E., *JSSC Dec. 2020 3157-3168*
- Mathew, S.K.**, see Singh, A., *JSSC Feb. 2020 478-493*
- Mathew, S.K.**, see Kumar, R., *JSSC April 2020 945-955*
- Matsumoto, A.**, see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
- Matsumoto, D.**, see Pang, J., *JSSC Sept. 2020 2371-2386*
- Matsumoto, D.**, see Wang, Y., *JSSC May 2020 1249-1269*
- Matsumoto, N.**, see Kondo, S., *JSSC Nov. 2020 2866-2877*
- Matsumoto, T.**, see Tamura, M., *JSSC Dec. 2020 3376-3386*
- Matsumoto, Y.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Matsuzaki, H.**, see Hamada, H., *JSSC Sept. 2020 2316-2335*
- Mattioli Della Rocca, F.**, Mai, H., Hutchings, S.W., Abbas, T.A., Buckbee, K., Tsiamis, A., Lomax, P., Gyongy, I., Dutton, N.A.W., and Henderson, R.K., A 128×128 SPAD Motion-Triggered Time-of-Flight Image Sensor With In-Pixel Histogram and Column-Parallel Vision Processor; *JSSC July 2020 1762-1775*
- Mayaram, K.**, see Maghami, H., *JSSC March 2020 706-718*
- Mayer, T.**, see Madoglio, P., *JSSC July 2020 1830-1841*
- McCleary, Y.Z.**, see Kobayashi, K.W., *JSSC Sept. 2020 2336-2344*
- McLaughlin, P.H.**, Xia, Z., and Stauth, J.T., A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-*LC* Resonator; *JSSC Dec. 2020 3179-3188*
- McShea, M.**, see Ali, A.M.A., *JSSC Dec. 2020 3210-3224*
- Megahed, M.**, see Ramachandran, A., *JSSC July 2020 1946-1959*
- Megawer, K.M.**, see Khashaba, A., *JSSC March 2020 592-601*
- Meghelli, M.**, see Toprak-Deniz, Z., *JSSC Jan. 2020 19-26*
- Meghelli, M.**, see Toprak-Deniz, Z., *JSSC April 2020 1124*
- Mehta, N.**, Lin, S., Yin, B., Moazeni, S., and Stojanovic, V., A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators; *JSSC April 2020 1096-1107*
- Meinerzhagen, P.A.**, see Bang, S., *JSSC July 2020 1898-1908*
- Meisler, A.**, see Krupnik, Y., *JSSC April 2020 1077-1085*
- Menolfi, C.**, see Kim, G., *JSSC Jan. 2020 38-48*
- Mercandelli, M.**, see Santiccioli, A., *JSSC Dec. 2020 3349-3361*
- Mercier, P.P.**, see Wang, X., *JSSC March 2020 719-730*
- Mercier, P.P.**, see Abdulslam, A., *JSSC March 2020 767-780*
- Mercier, P.P.**, see Jiang, H., *JSSC June 2020 1530-1541*
- Mercier, P.P.**, see Lee, D., *JSSC June 2020 1542-1552*
- Mercier, P.P.**, see Wang, P.P., *JSSC Nov. 2020 2959-2969*
- Mesri, A.**, see Guglielmi, E., *JSSC Aug. 2020 2094-2105*
- Meynier, C.**, see Kang, E., *JSSC Dec. 2020 3157-3168*
- Miakashi, M.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Miki, T.**, Nagata, M., Sonoda, H., Miura, N., Okidono, T., Araga, Y., Watanabe, N., Shimamoto, H., and Kikuchi, K., Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices; *JSSC Oct. 2020 2747-2755*
- Milani, A.**, see Pisati, M., *JSSC Jan. 2020 6-18*
- Min, A.W.**, see Liu, R., *JSSC May 2020 1151-1164*
- Min, H.**, see Ye, D., *JSSC May 2020 1386-1400*
- Min, H.**, see Yin, Y., *JSSC Nov. 2020 2997-3008*
- Min, Y.**, see Liu, K., *JSSC June 2020 1719-1732*
- Minamoto, T.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Minuti, A.**, see Pisati, M., *JSSC Jan. 2020 6-18*
- Mirzaie, H.**, see Maghami, H., *JSSC March 2020 706-718*
- Mishra, K.K.**, see Lee, K., *JSSC Nov. 2020 2947-2958*
- Miura, N.**, see Miki, T., *JSSC Oct. 2020 2747-2755*
- Miyamoto, Y.**, see Nagatani, M., *JSSC Sept. 2020 2301-2315*
- Miyoshi, S.**, see Lee, J., *JSSC Jan. 2020 87-97*
- Miyoshi, S.**, see Chuo, L., *JSSC May 2020 1128-1138*
- Moazeni, S.**, see Mehta, N., *JSSC April 2020 1096-1107*
- Moazzeni, S.**, see Pfaff, D., *JSSC March 2020 580-591*
- Mogentale, Y.**, see Tajalli, A., *JSSC April 2020 1108-1123*
- Mohamad, S.**, Yuan, J., and Bermak, A., A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling; *JSSC May 2020 1351-1360*
- Mohammad, M.**, see Aurangozeb, ., *JSSC Jan. 2020 27-37*
- Mohseni, P.**, see Erfani, R., *JSSC March 2020 756-766*
- Mohseni, P.**, and Charbon, E., Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC); *JSSC Nov. 2020 2847-2848*
- Mok, P.K.T.**, see Gao, Y., *JSSC Aug. 2020 2129-2139*
- Momeni, O.**, see Jalili, H., *JSSC March 2020 547-556*
- Momeni, O.**, see Jalili, H., *JSSC Sept. 2020 2387-2400*
- Mondal, S.**, and Hall, D.A., A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking; *JSSC Feb. 2020 414-425*
- Mondal, S.**, and Paramesh, J., Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers; *JSSC Aug. 2020 2011-2026*
- Moon, C.**, see Keel, M., *JSSC April 2020 889-897*
- Moon, D.**, see Ha, K., *JSSC Jan. 2020 157-166*
- Moon, U.**, see Sun, H., *JSSC Feb. 2020 426-438*
- Moon, U.**, see Xu, Y., *JSSC Oct. 2020 2810-2818*
- Mora, A.D.**, see Conca, E., *JSSC Nov. 2020 3097-3111*
- Moreno-Garcia, M.**, see Zarghami, M., *JSSC Oct. 2020 2819-2830*
- Morf, T.**, see Kim, G., *JSSC Jan. 2020 38-48*
- Mori, K.**, see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
- Mori, N.**, see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*

Morissette, D.T., see Chatterjee, B., *JSSC March 2020 650-665*
Moriya, A., see Yamada, Y., *JSSC Jan. 2020 120-132*
Motoi, K., see Pang, J., *JSSC Sept. 2020 2371-2386*
Motoi, K., see Wang, Y., *JSSC May 2020 1249-1269*
Mousoulis, C., see Chatterjee, B., *JSSC March 2020 650-665*
Moznine, A.E., see Ahmed, A.H., *JSSC Sept. 2020 2597-2608*
Mudge, T., see Park, D., *JSSC April 2020 933-944*
Muhlestein, J., see Xu, Y., *JSSC Oct. 2020 2810-2818*
Mukherjee, A., see Tang, X., *JSSC April 2020 1011-1022*
Mukherjee, A., see Tang, X., *JSSC Dec. 2020 3248-3259*
Mukhopadhyay, S., see Singh, A., *JSSC Feb. 2020 478-493*
Mullner, E., see Nurmetov, U., *JSSC April 2020 846-855*
Murakami, R., see Yamada, Y., *JSSC Jan. 2020 120-132*
Musha, J., see Shibata, N., *JSSC Jan. 2020 178-188*
Mutoh, M., see Nagatani, M., *JSSC Sept. 2020 2301-2315*

N

Na, B., see Ha, K., *JSSC Jan. 2020 157-166*
Nag, S., see Erfani, R., *JSSC March 2020 756-766*
Nagadomi, Y., see Shibata, N., *JSSC Jan. 2020 178-188*
Nagao, O., see Shibata, N., *JSSC Jan. 2020 178-188*
Nagata, M., see Miki, T., *JSSC Oct. 2020 2747-2755*
Nagatani, M., Wakita, H., Yamazaki, H., Ogiso, Y., Mutoh, M., Ida, M., Hamaoka, F., Nakamura, M., Kobayashi, T., Miyamoto, Y., and Nosaka, H., A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT; *JSSC Sept. 2020 2301-2315*
Nagulu, A., Chen, T., Zussman, G., and Krishnaswamy, H., Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting; *JSSC Dec. 2020 3308-3321*
Nakada, Y., see Tamura, M., *JSSC Dec. 2020 3376-3386*
Nakagawa, T., see Shibata, N., *JSSC Jan. 2020 178-188*
Nakahara, H., see Tamura, M., *JSSC Dec. 2020 3376-3386*
Nakai, J., see Shibata, N., *JSSC Jan. 2020 178-188*
Nakamura, D., see Shibata, N., *JSSC Jan. 2020 178-188*
Nakamura, H., see Shibata, N., *JSSC Jan. 2020 178-188*
Nakamura, M., see Nagatani, M., *JSSC Sept. 2020 2301-2315*
Nakamura, T., see Pang, J., *JSSC Sept. 2020 2371-2386*
Nakamura, T., see Wang, Y., *JSSC May 2020 1249-1269*
Nakano, T., see Shibata, N., *JSSC Jan. 2020 178-188*
Nallam, N., see Sharma, P.K., *JSSC Nov. 2020 3009-3023*
Nam, J., and Chen, M.S., A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer; *JSSC March 2020 557-566*
Nani, C., see Pisati, M., *JSSC Jan. 2020 6-18*
Narakathu, B.B., see Ahmad, M., *JSSC Nov. 2020 3036-3050*
Narayanan, A.T., see Pang, J., *JSSC Sept. 2020 2371-2386*
Nasu, H., see Shibata, N., *JSSC Jan. 2020 178-188*
Natarajan, A.S., see Johnson, M., *JSSC May 2020 1270-1281*
Nauta, B., see Thijssen, B.J., *JSSC July 2020 1785-1795*
Nauta, B., see Purushothaman, V.K., *JSSC May 2020 1139-1150*
Nazari, P., Jafarlou, S., and Heydari, P., A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation; *JSSC Feb. 2020 282-297*
Nazimov, A., see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
Ng, K.A., see Park, J.H., *JSSC Oct. 2020 2771-2780*
Ng, P.H., see Liu, W.C., *JSSC March 2020 744-755*
Ng, W.C., see Cheng, L., *JSSC April 2020 999-1010*
Nguyen, H.T., and Wang, H., A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns; *JSSC May 2020 1212-1223*
Nibhanupudi, S.S.T., see Sayal, A., *JSSC Jan. 2020 60-75*
Nielsen-Lonn, M., see Angelov, P., *JSSC Aug. 2020 2118-2128*
Nieva, C., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
Niknejad, A.M., see Zhao, B., *JSSC Feb. 2020 249-260*
Niknejad, A.M., see Zhang, L., *JSSC March 2020 639-649*
Niknejad, A.M., see Lotti, L., *JSSC Aug. 2020 2043-2054*

Niknejad, A.M., see Krishnamurthy, S., *JSSC May 2020 1165-1176*
Ning, K., Fang, Y., Hosseinzadeh, N., and Buckwalter, J.F., A 30-GHz CMOS SOI Outphasing Power Amplifier With Current Mode Combining for High Backoff Efficiency and Constant Envelope Operation; *JSSC May 2020 1411-1421*
Noh, K., see Lee, S., *JSSC Sept. 2020 2498-2512*
Nomiyama, T., see Lee, J., *JSSC Dec. 2020 3400-3413*
Norman, E.B., see Lee, K., *JSSC Nov. 2020 2947-2958*
Nosaka, H., see Hamada, H., *JSSC Sept. 2020 2316-2335*
Nosaka, H., see Nagatani, M., *JSSC Sept. 2020 2301-2315*
Nowak, E., see Zha, Y., *JSSC April 2020 908-919*
Nurmetov, U., Fritz, T., Mullner, E., Dougherty, C.M., Szelong, M., Kreupl, F., and Brederlow, R., A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution; *JSSC April 2020 846-855*

O

Oak, S.H., see Yoon, J.M., *JSSC Aug. 2020 2219-2227*
Ochi, Y., see Shibata, N., *JSSC Jan. 2020 178-188*
Ogawa, M., see Shibata, N., *JSSC Jan. 2020 178-188*
Ogawa, T., see Shibata, N., *JSSC Jan. 2020 178-188*
Ogiso, Y., see Nagatani, M., *JSSC Sept. 2020 2301-2315*
Oh, S., see Kim, D., *JSSC Jan. 2020 167-177*
Oh, T., see Ha, K., *JSSC Jan. 2020 157-166*
Ohtsuka, S., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Ojima, Y., see Yamada, Y., *JSSC Jan. 2020 120-132*
Ojima, Y., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Okada, K., see Hamada, H., *JSSC Sept. 2020 2316-2335*
Okada, K., see Pang, J., *JSSC Sept. 2020 2371-2386*
Okada, K., see Wang, Y., *JSSC May 2020 1249-1269*
Okazawa, T., see Akita, I., *JSSC June 2020 1599-1609*
Okidono, T., see Miki, T., *JSSC Oct. 2020 2747-2755*
Okumura, N., see Kondo, H., *JSSC Jan. 2020 133-144*
Okuni, H., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Ortmanns, M., see Qi, L., *JSSC Feb. 2020 344-355*
Oshima, N., see Pang, J., *JSSC Sept. 2020 2371-2386*
Oshima, N., see Wang, Y., *JSSC May 2020 1249-1269*
Oshima, T., see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
Ossieur, P., see Coudyzer, G., *JSSC Aug. 2020 2206-2218*
Ota, Y., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Otani, S., see Kondo, H., *JSSC Jan. 2020 133-144*
Otsuki, N., see Kondo, H., *JSSC Jan. 2020 133-144*
Ouh, H., Shen, B., and Johnston, M.L., Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing; *JSSC Feb. 2020 392-403*
Ozkaya, I., see Kim, G., *JSSC Jan. 2020 38-48*

P

Padovan, F., see Franceschin, A., *JSSC July 2020 1842-1853*
Pal, S., see Park, D., *JSSC April 2020 933-944*
Palaskas, Y., see Madoglio, P., *JSSC July 2020 1830-1841*
Palermo, S., see Fan, Y., *JSSC Feb. 2020 439-451*
Pamarti, S., see Blaauw, D., *JSSC Dec. 2020 3127-3130*
Pamula, R., see Rahman, F.u., *JSSC Feb. 2020 494-504*
Pamula, V.R., see Uehlin, J.P., *JSSC July 2020 1749-1761*
Pan, D.Z., see Zhao, W., *JSSC March 2020 666-679*
Pan, D.Z., see Tang, X., *JSSC April 2020 1011-1022*
Pan, D.Z., see Li, S., *JSSC May 2020 1337-1350*
Pan, D.Z., see Tang, X., *JSSC Nov. 2020 3064-3075*
Pan, D.Z., see Tang, X., *JSSC Dec. 2020 3248-3259*
Pan, W., see Tang, Z., *JSSC March 2020 781-793*
Pang, J., Li, Z., Kubozoe, R., Luo, X., Wu, R., Wang, Y., You, D., Fadila, A.A., Saengchan, R., Nakamura, T., Alvin, J., Matsumoto, D., Liu, B., Narayanan, A.T., Qiu, J., Liu, H., Sun, Z., Huang, H., Tokgoz, K.K., Motoi, K., Oshima, N., Hori, S., Kunihiro, K., Kaneko, T., Shirane, A., and Okada, K., A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional

- Technique Supporting Dual-Polarized MIMO for 5G NR; *JSSC Sept. 2020* 2371-2386
- Pang, J.**, see Wang, Y., *JSSC May 2020* 1249-1269
- Paramesh, J.**, see Mondal, S., *JSSC Aug. 2020* 2011-2026
- Parisi, A.**, see Santiccioli, A., *JSSC Dec. 2020* 3349-3361
- Park, B.**, see Park, I., *JSSC April 2020* 898-907
- Park, C.**, see Park, I., *JSSC April 2020* 898-907
- Park, C.**, see Lee, S., *JSSC Nov. 2020* 2878-2888
- Park, D.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Park, D.**, Pal, S., Feng, S., Gao, P., Tan, J., Rovinski, A., Xie, S., Zhao, C., Amarnath, A., Wesley, T., Beaumont, J., Chen, K., Chakrabarti, C., Taylor, M.B., Mudge, T., Blaauw, D., Kim, H., and Dreslinski, R.G., A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator; *JSSC April 2020* 933-944
- Park, D.**, see Kim, D., *JSSC Nov. 2020* 2849-2865
- Park, H.**, see Abbott, J., *JSSC Sept. 2020* 2567-2582
- Park, H.**, see Yu, C., *JSSC Oct. 2020* 2831-2841
- Park, I.**, Jo, W., Park, C., Park, B., Cheon, J., and Chae, Y., A 640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation; *JSSC April 2020* 898-907
- Park, I.**, see Maeng, J., *JSSC June 2020* 1624-1636
- Park, I.**, Maeng, J., Shim, M., Jeong, J., and Kim, C., A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications; *JSSC May 2020* 1324-1336
- Park, J.**, see Rhee, C., *JSSC Feb. 2020* 378-391
- Park, J.**, Lee, J., and Jeon, D., A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback; *JSSC Jan. 2020* 108-119
- Park, J.**, see Jung, D., *JSSC March 2020* 525-535
- Park, J.**, Jang, J., Lee, G., Koh, H., Kim, C., and Kim, T.W., A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition; *JSSC April 2020* 879-888
- Park, J.**, see Kim, D., *JSSC Nov. 2020* 2849-2865
- Park, J.H.**, Tang, T., Zhang, L., Ng, K.A., Gammad, G.G.L., Yen, S., and Yoo, J., A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition; *JSSC Oct. 2020* 2771-2780
- Park, K.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Park, K.**, see Lee, J., *JSSC Aug. 2020* 2186-2195
- Park, M.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Park, M.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Park, M.**, see Liu, R., *JSSC May 2020* 1151-1164
- Park, S.**, see Lee, C., *JSSC Nov. 2020* 2889-2901
- Park, W.**, see Jin, X., *JSSC Oct. 2020* 2724-2733
- Park, Y.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Park, Y.**, see Maeng, J., *JSSC June 2020* 1624-1636
- Park, Y.**, Song, J., Choi, Y., Lim, C., Ahn, S., and Kim, C., An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier; *JSSC Sept. 2020* 2468-2477
- Parker, U.**, see Ben-Bassat, A., *JSSC Dec. 2020* 3414-3425
- Parmesan, L.**, see Zarghami, M., *JSSC Oct. 2020* 2819-2830
- Pascale, P.**, see Pisati, M., *JSSC Jan. 2020* 6-18
- Patra, B.**, see Van Dijk, J.P.G., *JSSC Nov. 2020* 2930-2946
- Patrick Yue, C.**, see Zhang, Z., *JSSC June 2020* 1665-1683
- Pavan, S.**, see Theertham, R., *JSSC Sept. 2020* 2429-2442
- Pavan, S.**, see Billa, S., *JSSC Oct. 2020* 2649-2659
- Payandehnia, P.**, see Maghami, H., *JSSC March 2020* 706-718
- Pei, J.**, see Deng, L., *JSSC Aug. 2020* 2228-2246
- Pelgrom, M.J.M.**, see Ramkaj, A.T., *JSSC June 2020* 1553-1564
- Pellerano, S.**, see Van Dijk, J.P.G., *JSSC Nov. 2020* 2930-2946
- Pena Ramos, J.C.**, see Ramkaj, A.T., *JSSC June 2020* 1553-1564
- Peng, G.**, Liu, L., Zhou, S., Yin, S., and Wei, S., A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection; *JSSC Feb. 2020* 505-519
- Peng, Y.**, see Ruffino, A., *JSSC May 2020* 1224-1238
- Pepe, F.**, see Tsai, C., *JSSC July 2020* 1854-1863
- Pepin, E.P.**, see Uehlin, J.P., *JSSC July 2020* 1749-1761
- Perelman, Y.**, see Krupnik, Y., *JSSC April 2020* 1077-1085
- Perenzoni, M.**, see Zou, Y., *JSSC Nov. 2020* 3112-3121
- Perenzoni, M.**, see Zarghami, M., *JSSC Oct. 2020* 2819-2830
- Perez, M.E.**, Sperling, M.A., Bulzacchelli, J.F., Toprak-Deniz, Z., and Diemoz, T.E., Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS; *JSSC March 2020* 731-743
- Periathambi, J.P.**, see Ali, A.M.A., *JSSC Dec. 2020* 3210-3224
- Perlmutter, S.**, see Uehlin, J.P., *JSSC July 2020* 1749-1761
- Peroulis, D.**, see Chatterjee, B., *JSSC March 2020* 650-665
- Perrin, V.**, see Tajalli, A., *JSSC April 2020* 1108-1123
- Pertjij, M.A.P.**, see Tan, M., *JSSC July 2020* 1796-1806
- Pertjij, M.A.P.**, see Kang, E., *JSSC Dec. 2020* 3157-3168
- Petkov, V.P.**, see Kashmiri, M., *JSSC Dec. 2020* 3131-3145
- Pfaff, D.**, Abbott, R., Wang, X., Moazzeni, S., Mason, R., and Smith, R.R., A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wire-line Applications in 7-nm FinFET CMOS; *JSSC March 2020* 580-591
- Pfeiffer, U.R.**, see Jain, R., *JSSC Dec. 2020* 3281-3293
- Phillips, J.**, see Tajalli, A., *JSSC April 2020* 1108-1123
- Piao, C.**, see Kim, D., *JSSC Nov. 2020* 2849-2865
- Pifferi, A.**, see Conca, E., *JSSC Nov. 2020* 3097-3111
- Pilawa-Podgurski, R.**, see Liu, W.C., *JSSC March 2020* 744-755
- Pilawa-Podgurski, R.C.N.**, see Assem, P., *JSSC Sept. 2020* 2513-2528
- Pinckney, N.**, see Zimmer, B., *JSSC April 2020* 920-932
- Pini, G.**, Manstretta, D., and Castello, R., Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA; *JSSC July 2020* 1819-1829
- Pisati, M.**, De Bernardinis, F., Pascale, P., Nani, C., Ghittori, N., Pozzati, E., Sosio, M., Garampazzi, M., Milani, A., Minuti, A., Bollati, G., Giunco, F., Massolini, R.G., and Cesura, G., A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET; *JSSC Jan. 2020* 6-18
- Plechinger, P.**, see Madoglio, P., *JSSC July 2020* 1830-1841
- Plouchart, J.**, see Sadhu, B., *JSSC June 2020* 1516-1529
- Pochet, C.**, see Jiang, H., *JSSC June 2020* 1530-1541
- Pozzati, E.**, see Pisati, M., *JSSC Jan. 2020* 6-18
- Praveen, M.V.**, and Krishnapura, N., High Linearity Transmit Power Mixers Using Baseband Current Feedback; *JSSC Feb. 2020* 272-281
- Preyler, P.**, see Madoglio, P., *JSSC July 2020* 1830-1841
- Priyadarshi, S.**, see Cerqueira, J.P., *JSSC Aug. 2020* 2270-2284
- Proesel, J.E.**, see Toprak-Deniz, Z., *JSSC Jan. 2020* 19-26
- Proesel, J.E.**, see Toprak-Deniz, Z., *JSSC April 2020* 1124
- Pu, Y.**, see Cerqueira, J.P., *JSSC Aug. 2020* 2270-2284
- Puckett, S.**, see Ali, A.M.A., *JSSC Dec. 2020* 3210-3224
- Pun, K.**, see Zhang, Y., *JSSC Sept. 2020* 2443-2455
- Purushothaman, V.K.**, Klumperink, E.A.M., Clavera, B.T., and Nauta, B., A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer; *JSSC May 2020* 1139-1150

Q

Quinlan, P., *see* Thijssen, B.J., *JSSC July 2020 1785-1795*

R

Rabet, B., and Asbeck, P.M., A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology; *JSSC June 2020 1482-1490*

Raghunathan, N., *see* Shibata, N., *JSSC Jan. 2020 178-188*

Rahman, F.u., Pamula, R., and Sathe, V.S., Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Micro-processor in 65-nm CMOS; *JSSC Feb. 2020 494-504*

Raina, P., *see* Zimmer, B., *JSSC April 2020 920-932*

Raj, M., Frans, Y., Chiang, P., Chaitanya Ambatipudi, S.L., Mahashin, D., De Heyn, P., Balakrishnan, S., Van Campenhout, J., Grayson, J., Epitoux, M., and Chang, K., Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET; *JSSC April 2020 1086-1095*

Rajan, A., *see* Singh, A., *JSSC Feb. 2020 478-493*

Ramachandran, A., Chun, Y., Megahed, M., and Anand, T., An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS; *JSSC July 2020 1946-1959*

Ramadass, Y., *see* Hardy, C., *JSSC March 2020 837*

Ramkaj, A.T., Pena Ramos, J.C., Pelgrom, M.J.M., Steyaert, M.S.J., Verhelst, M., and Tavernier, F., A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS; *JSSC June 2020 1553-1564*

Ramon, H., *see* Verplaetse, M., *JSSC July 2020 1935-1945*

Rampurawala, H., *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Rantataro, T., *see* Haapala, T., *JSSC July 2020 1922-1934*

Raparthi, S., *see* Tajalli, A., *JSSC April 2020 1108-1123*

Ravi, A., *see* Madoglio, P., *JSSC July 2020 1830-1841*

Ravi, A., *see* Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*

Ravichandran, K., *see* Ahmed, K.Z., *JSSC April 2020 977-987*

Ravikumar, S., *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Raychowdhury, A., *see* Cao, N., *JSSC Jan. 2020 49-59*

Raychowdhury, A., *see* Chang, M., *JSSC March 2020 629-638*

Razavi, B., *see* Babamir, S., *JSSC June 2020 1502-1515*

Rebeiz, G.M., *see* Jiang, H., *JSSC June 2020 1530-1541*

Redman-White, W., *see* Kennedy, H., *JSSC Sept. 2020 2401-2413*

Reinhold, S., *see* Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*

Renukaswamy, P.T., Markulic, N., Wambacq, P., and Craninckx, J., A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth; *JSSC Dec. 2020 3294-3307*

Repetti, T.J., *see* Cerqueira, J.P., *JSSC Aug. 2020 2270-2284*

Reynaert, P., *see* Breems, L.J., *JSSC July 2020 1747-1748*

Reynaert, P., *see* Standaert, A., *JSSC Oct. 2020 2703-2713*

Reza Pазhouhandeh, M., Chang, M., Valiante, T.A., and Genov, R., Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection; *JSSC July 2020 1984-1997*

Rezvanitabar, A., *see* Lim, J., *JSSC May 2020 1310-1323*

Rhee, C., Park, J., and Kim, S., A 0.3 lx-1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation; *JSSC Feb. 2020 378-391*

Rhee, W., *see* Song, H., *JSSC Feb. 2020 219-232*

Rhee, W., *see* Zheng, X., *JSSC June 2020 1651-1664*

Romberg, J., *see* Chang, M., *JSSC March 2020 629-638*

Roshan-Zamir, A., *see* Fan, Y., *JSSC Feb. 2020 439-451*

Rovinski, A., *see* Park, D., *JSSC April 2020 933-944*

Rudell, J.C., *see* Uehlin, J.P., *JSSC July 2020 1749-1761*

Ruffino, A., Peng, Y., Sebastiano, F., Babaie, M., and Charbon, E., A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications; *JSSC May 2020 1224-1238*

Rusu, S., *see* Lin, M., *JSSC April 2020 956-966*

Rylyakov, A., *see* Ahmed, A.H., *JSSC Sept. 2020 2597-2608*

Ryu, H., *see* Keel, M., *JSSC April 2020 889-897*

Ryu, S., *see* Seo, M., *JSSC Oct. 2020 2660-2669*

S

Sa, E., *see* Yu, C., *JSSC Oct. 2020 2831-2841*

Sacco, E., Vergauwen, J., and Gielen, G., A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS; *JSSC Sept. 2020 2456-2467*

Sadhu, B., Valdes-Garcia, A., Plouchart, J., Ainspan, H., Gupta, A.K., Ferriss, M., Yeck, M., Sanduleanu, M., Gu, X., Baks, C.W., Liu, D., and Friedman, D., A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage; *JSSC June 2020 1516-1529*

Saengchan, R., *see* Pang, J., *JSSC Sept. 2020 2371-2386*

Saengchan, R., *see* Wang, Y., *JSSC May 2020 1249-1269*

Sai, A., *see* Kondo, S., *JSSC Nov. 2020 2866-2877*

Sailer, H., *see* Elsaegh, S., *JSSC Sept. 2020 2553-2566*

Sakalas, P., *see* Zhang, Y., *JSSC June 2020 1471-1481*

Sakamoto, N., *see* Kondo, H., *JSSC Jan. 2020 133-144*

Sako, M., *see* Shibata, N., *JSSC Jan. 2020 178-188*

Sakurai, K., *see* Shibata, N., *JSSC Jan. 2020 178-188*

Saligane, M., *see* Lee, J., *JSSC Jan. 2020 87-97*

Samkharadze, N., *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Sammak, A., *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Samori, C., *see* Santiccioli, A., *JSSC Dec. 2020 3349-3361*

Sampietro, M., *see* Guglielmi, E., *JSSC Aug. 2020 2094-2105*

Sanchez-Sinencio, E., *see* Lee, S., *JSSC Sept. 2020 2498-2512*

Sanduleanu, M., *see* Sadhu, B., *JSSC June 2020 1516-1529*

Sanhedrai, Y., *see* Krupnik, Y., *JSSC April 2020 1077-1085*

Sano, T., *see* Yamada, Y., *JSSC Jan. 2020 120-132*

Santana Lopez, M.A., *see* Liu, R., *JSSC May 2020 1151-1164*

Santiccioli, A., Mercandelli, M., Bertulesi, L., Parisi, A., Cherniak, D., Lacaita, A.L., Samori, C., and Levantino, S., A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-N Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking; *JSSC Dec. 2020 3349-3361*

Sanyal, A., *see* Zhang, Y., *JSSC March 2020 602-614*

Sathe, V., *see* Uehlin, J.P., *JSSC July 2020 1749-1761*

Sathe, V.S., *see* Rahman, F.u., *JSSC Feb. 2020 494-504*

Sathe, V.S., *see* Shen, Y., *JSSC March 2020 680-692*

Sato, J., *see* Shibata, N., *JSSC Jan. 2020 178-188*

Sato, M., *see* Shibata, N., *JSSC Jan. 2020 178-188*

Sato, N., *see* Yamada, Y., *JSSC Jan. 2020 120-132*

Satpathy, S., *see* Kumar, R., *JSSC April 2020 945-955*

Sayal, A., Nibhanupudi, S.S.T., Fathima, S., and Kulkarni, J.P., A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing; *JSSC Jan. 2020 60-75*

Scappucci, G., *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Schembari, F., *see* Wang, H., *JSSC Feb. 2020 298-311*

Scholey, J., *see* Lee, K., *JSSC Nov. 2020 2947-2958*

Schroter, M., *see* Zhang, Y., *JSSC June 2020 1471-1481*

Schubert, P., *see* Madoglio, P., *JSSC July 2020 1830-1841*

Sciortino, G., *see* Guglielmi, E., *JSSC Aug. 2020 2094-2105*

Scoones, K., *see* Hardy, C., *JSSC March 2020 837*

Scott, S.M., *see* Chatterjee, B., *JSSC March 2020 650-665*

Sebastiano, F., *see* Ruffino, A., *JSSC May 2020 1224-1238*

Sebastiano, F., *see* Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Sekiguchi, T., *see* Furubayashi, Y., *JSSC Sept. 2020 2539-2552*

Sen, S., *see* Chatterjee, B., *JSSC March 2020 650-665*

Senegond, N., *see* Tan, M., *JSSC July 2020 1796-1806*

Senegond, N., *see* Kang, E., *JSSC Dec. 2020 3157-3168*

Sengupta, K., *see* Chappidi, C.R., *JSSC June 2020 1441-1454*

Sengupta, K., *see* Lu, X., *JSSC June 2020 1455-1470*

Seo, D., *see* Chatterjee, B., *JSSC March 2020 650-665*

Seo, J., *see* Yin, S., *JSSC June 2020 1733-1743*

Seo, J., *see* Jiang, Z., *JSSC July 2020 1888-1897*

Seo, J., *see* Kadetotad, D., *JSSC July 2020 1877-1887*

Seo, J., *see* Cherupally, S.K., *JSSC Oct. 2020 2680-2690*

- Seo, M.**, Jin, D., Kim, Y., Kim, J., and Ryu, S., A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability; *JSSC Oct. 2020* 2660-2669
- Seo, S.**, see Keel, M., *JSSC April 2020* 889-897
- Seok, M.**, see Carusone, T.C., *JSSC Jan. 2020* 3-5
- Seok, M.**, see Shan, W., *JSSC March 2020* 826-836
- Seok, M.**, see Yin, S., *JSSC June 2020* 1733-1743
- Seok, M.**, see Cerqueira, J.P., *JSSC Aug. 2020* 2270-2284
- Seok, M.**, see Jiang, Z., *JSSC July 2020* 1888-1897
- Sesta, V.**, see Conca, E., *JSSC Nov. 2020* 3097-3111
- Shan, W.**, Zhang, S., Xu, J., Lu, M., Shi, L., and Yang, J., Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit; *JSSC March 2020* 794-804
- Shan, W.**, Dai, W., Wan, L., Lu, M., Shi, L., Seok, M., and Yang, J., A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System; *JSSC March 2020* 826-836
- Shan, W.**, Dai, W., Zhang, C., Cai, H., Liu, P., Yang, J., and Shi, L., TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS; *JSSC May 2020* 1422-1436
- Shao, H.**, see Qi, G., *JSSC Dec. 2020* 3387-3399
- Shao, Y.S.**, see Zimmer, B., *JSSC April 2020* 920-932
- Sharma, P.K.**, and Nallam, N., Breaking the Performance Tradeoffs in N-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA; *JSSC Nov. 2020* 3009-3023
- Sheikh, F.**, see Van Dijk, J.P.G., *JSSC Nov. 2020* 2930-2946
- Shekhar, S.**, see Ahmed, A.H., *JSSC Sept. 2020* 2597-2608
- Shen, B.**, see Ouh, H., *JSSC Feb. 2020* 392-403
- Shen, B.**, see Bose, S., *JSSC Nov. 2020* 2902-2913
- Shen, L.**, see Zhong, Y., *JSSC Feb. 2020* 356-368
- Shen, L.**, see Zhao, W., *JSSC March 2020* 666-679
- Shen, L.**, see Shen, Y., *JSSC March 2020* 680-692
- Shen, L.**, see Tang, X., *JSSC April 2020* 1011-1022
- Shen, L.**, see Tang, X., *JSSC Nov. 2020* 3064-3075
- Shen, L.**, see Liu, J., *JSSC Dec. 2020* 3260-3270
- Shen, L.**, see Tang, X., *JSSC Dec. 2020* 3248-3259
- Shen, R.**, see Ko, C., *JSSC April 2020* 1043-1050
- Shen, Y.**, Tang, X., Shen, L., Zhao, W., Xin, X., Liu, S., Zhu, Z., Sathe, V.S., and Sun, N., A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique; *JSSC March 2020* 680-692
- Sheu, S.**, see Chiu, Y., *JSSC Oct. 2020* 2790-2801
- Shi, C.R.**, see Ye, D., *JSSC May 2020* 1386-1400
- Shi, J.**, see Liao, Q., *JSSC May 2020* 1282-1296
- Shi, L.**, see Shan, W., *JSSC March 2020* 794-804
- Shi, L.**, see Shan, W., *JSSC March 2020* 826-836
- Shi, L.**, see Deng, L., *JSSC Aug. 2020* 2228-2246
- Shi, L.**, see Shan, W., *JSSC May 2020* 1422-1436
- Shi, W.**, see Tang, X., *JSSC April 2020* 1011-1022
- Shi, W.**, see Tang, X., *JSSC Dec. 2020* 3248-3259
- Shi, Z.**, see Tang, Z., *JSSC March 2020* 781-793
- Shibata, N.**, Kanda, K., Shimizu, T., Nakai, J., Nagao, O., Kobayashi, N., Miakashi, M., Nagadomi, Y., Nakano, T., Kawabe, T., Shibuya, T., Sako, M., Yanagidaira, K., Hashimoto, T., Date, H., Sato, M., Nakagawa, T., Musha, J., Minamoto, T., Uda, M., Nakamura, D., Sakurai, K., Yamashita, T., Zhou, J., Tachibana, R., Takagiwa, T., Sugimoto, T., Ogawa, M., Ochi, Y., Kawaguchi, K., Kojima, M., Ogawa, T., Hashiguchi, T., Fukuda, R., Masuda, M., Kawakami, K., Someya, T., Kajitani, Y., Matsumoto, Y., Sato, J., Raghunathan, N., Koh, Y.L., Chen, S., Lee, J., Nasu, H., Sugawara, H., Hosono, K., Hisada, T., and Nakamura, H., A 1.33-Tb 4-Bit/Cell 3-D Flash Memory on a 96-Word-Line-Layer Technology; *JSSC Jan. 2020* 178-188
- Shibuya, T.**, see Shibata, N., *JSSC Jan. 2020* 178-188
- Shifman, Y.**, see Krupnik, Y., *JSSC April 2020* 1077-1085
- Shim, M.**, see Maeng, J., *JSSC June 2020* 1624-1636
- Shim, M.**, see Park, I., *JSSC May 2020* 1324-1336
- Shimamoto, H.**, see Miki, T., *JSSC Oct. 2020* 2747-2755
- Shimazaki, Y.**, see Kondo, H., *JSSC Jan. 2020* 133-144
- Shimizu, T.**, see Shibata, N., *JSSC Jan. 2020* 178-188
- Shin, J.**, see Kim, D., *JSSC Nov. 2020* 2849-2865
- Shin, J.**, see Yu, C., *JSSC Oct. 2020* 2831-2841
- Shin, S.**, see Jeon, C., *JSSC April 2020* 856-867
- Shin, S.**, see Keel, M., *JSSC April 2020* 889-897
- Shin, S.**, Choi, M., Jung, S., Lee, H., and Cho, G., A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices; *JSSC May 2020* 1374-1385
- Shinke, S.**, see Tamura, M., *JSSC Dec. 2020* 3376-3386
- Shinohara, H.**, see Liu, K., *JSSC June 2020* 1719-1732
- Shinohe, Y.**, see Tamura, M., *JSSC Dec. 2020* 3376-3386
- Shirane, A.**, see Hamada, H., *JSSC Sept. 2020* 2316-2335
- Shirane, A.**, see Pang, J., *JSSC Sept. 2020* 2371-2386
- Shirane, A.**, see Wang, Y., *JSSC May 2020* 1249-1269
- Shokrollahi, A.**, see Tajalli, A., *JSSC April 2020* 1108-1123
- Shu, R.**, see Li, J., *JSSC June 2020* 1491-1501
- Shu, Y.**, see Qian, H.J., *JSSC May 2020* 1297-1309
- Si, X.**, Chen, J., Tu, Y., Huang, W., Wang, J., Chiu, Y., Wei, W., Wu, S., Sun, X., Liu, R., Yu, S., Liu, R., Hsieh, C., Tang, K., Li, Q., and Chang, M., A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors; *JSSC Jan. 2020* 189-202
- Si, X.**, see Chiu, Y., *JSSC Oct. 2020* 2790-2801
- Sieno, L.D.**, see Conca, E., *JSSC Nov. 2020* 3097-3111
- Silva-Martinez, J.**, see Zhou, D., *JSSC Aug. 2020* 2140-2150
- Sim, J.**, see Jeon, C., *JSSC April 2020* 856-867
- Sim, J.**, see Choi, S., *JSSC Oct. 2020* 2691-2702
- Simpson, R.**, see Tajalli, A., *JSSC April 2020* 1108-1123
- Sin, S.**, see Qi, L., *JSSC Feb. 2020* 344-355
- Sin, S.**, see Guo, M., *JSSC March 2020* 693-705
- Singh, A.**, Kar, M., Chekuri, V.C.K., Mathew, S.K., Rajan, A., De, V., and Mukhopadhyay, S., Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO; *JSSC Feb. 2020* 478-493
- Singh, A.**, see Tajalli, A., *JSSC April 2020* 1108-1123
- Skliar, P.**, see Ben-Bassat, A., *JSSC Dec. 2020* 3414-3425
- smith, R.R.**, see Pfaff, D., *JSSC March 2020* 580-591
- Smith, W.A.**, see Uehlin, J.P., *JSSC July 2020* 1749-1761
- Sobue, K.**, see Sun, H., *JSSC Feb. 2020* 426-438
- Soenen, E.G.**, see Zhou, D., *JSSC Aug. 2020* 2140-2150
- Soh, H.T.**, see Chien, J., *JSSC Nov. 2020* 2914-2929
- Sohn, Y.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Solomon, E.**, see Ben-Bassat, A., *JSSC Dec. 2020* 3414-3425
- Soltani, N.**, see ElAnsary, M., *JSSC July 2020* 1971-1983
- Someya, T.**, see Shibata, N., *JSSC Jan. 2020* 178-188
- Son, S.**, see Keel, M., *JSSC April 2020* 889-897
- Son, Y.H.**, see Ha, K., *JSSC Jan. 2020* 157-166
- Song, H.**, Liu, D., Zhang, Y., Rhee, W., and Wang, Z., A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection; *JSSC Feb. 2020* 219-232
- Song, H.**, see Hamada, H., *JSSC Sept. 2020* 2316-2335
- Song, J.**, see Kim, D., *JSSC Jan. 2020* 167-177
- Song, J.**, see Park, Y., *JSSC Sept. 2020* 2468-2477
- Song, S.M.**, see Kim, D., *JSSC Nov. 2020* 2849-2865
- Song, Y.**, Chan, C., Zhu, Y., and Martins, R.P., A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC; *JSSC Feb. 2020* 312-321
- Song, Z.**, see Deng, W., *JSSC Aug. 2020* 2027-2042
- Sonoda, H.**, see Miki, T., *JSSC Oct. 2020* 2747-2755
- Sosio, M.**, see Pisati, M., *JSSC Jan. 2020* 6-18
- Sperling, M.A.**, see Perez, M.E., *JSSC March 2020* 731-743
- Standaert, A.**, and Reynaert, P., A 390-GHz Outphasing Transmitter in 28-nm CMOS; *JSSC Oct. 2020* 2703-2713
- Stanzione, S.**, see Adorni, N., *JSSC Feb. 2020* 404-413
- Staszewski, R.B.**, see Wang, H., *JSSC Feb. 2020* 298-311
- Staszewski, R.B.**, see Xu, K., *JSSC Aug. 2020* 2055-2068
- Stauffer, D.**, see Tajalli, A., *JSSC April 2020* 1108-1123
- Stauth, J.T.**, see McLaughlin, P.H., *JSSC Dec. 2020* 3179-3188
- Stefanov, A.**, see Zarghami, M., *JSSC Oct. 2020* 2819-2830

Stewart, A., see Tajalli, A., *JSSC April 2020 1108-1123*
Steyaert, M., see Diels, W., *JSSC July 2020 1776-1784*
Steyaert, M.S.J., see Ramkaj, A.T., *JSSC June 2020 1553-1564*
Steyaert, M.S.J., see De Pelecijn, E., *JSSC Oct. 2020 2639-2648*
Stojanovic, V., see Mehta, N., *JSSC April 2020 1096-1107*
Su, J., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
Su, Z., see Wang, H., *JSSC April 2020 1064-1076*
Subramanian, S., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*
Subramaniam, A., see Wang, J., *JSSC Jan. 2020 76-86*
Sugawara, H., see Shibata, N., *JSSC Jan. 2020 178-188*
Sugimoto, T., see Shibata, N., *JSSC Jan. 2020 178-188*
Sugimoto, T., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Sugiyama, H., see Hamada, H., *JSSC Sept. 2020 2316-2335*
Sun, B., see Fan, Y., *JSSC Feb. 2020 439-451*
Sun, H., Sobue, K., Hamashita, K., Anand, T., and Moon, U., A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator; *JSSC Feb. 2020 426-438*
Sun, H., see Liu, K., *JSSC June 2020 1719-1732*
Sun, N., see Zhong, Y., *JSSC Feb. 2020 356-368*
Sun, N., see Zhao, W., *JSSC March 2020 666-679*
Sun, N., see Shen, Y., *JSSC March 2020 680-692*
Sun, N., see Zhang, Y., *JSSC March 2020 602-614*
Sun, N., and Gu, J., Guest Editorial 2019 Custom Integrated Circuits Conference; *JSSC March 2020 523-524*
Sun, N., see Hsu, C., *JSSC April 2020 1032-1042*
Sun, N., see Tang, X., *JSSC April 2020 1011-1022*
Sun, N., see Li, S., *JSSC May 2020 1337-1350*
Sun, N., see Tang, X., *JSSC Nov. 2020 3064-3075*
Sun, N., see Li, D., *JSSC Nov. 2020 3051-3063*
Sun, N., see Liu, J., *JSSC Dec. 2020 3260-3270*
Sun, N., see Tang, X., *JSSC Dec. 2020 3248-3259*
Sun, X., see Si, X., *JSSC Jan. 2020 189-202*
Sun, Z., see Pang, J., *JSSC Sept. 2020 2371-2386*
Surace, G., see Tajalli, A., *JSSC April 2020 1108-1123*
Suresh, V., see Kumar, R., *JSSC April 2020 945-955*
Suzuki, N., see Tamura, M., *JSSC Dec. 2020 3376-3386*
Suzuki, S., Aihara, H., and Takeuchi, K., Privacy Protection NAND Flash System With Flexible Data-Lifetime Control by In-3-D Vertical Cell Processing; *JSSC Oct. 2020 2802-2809*
Suzuki, Y., see Kondo, H., *JSSC Jan. 2020 133-144*
Sylvester, D., see Wang, J., *JSSC Jan. 2020 76-86*
Sylvester, D., see Lee, J., *JSSC Jan. 2020 87-97*
Szelong, M., see Nurmetov, U., *JSSC April 2020 846-855*

T

Ta, T.T., see Kondo, S., *JSSC Nov. 2020 2866-2877*
Tachibana, R., see Shibata, N., *JSSC Jan. 2020 178-188*
Tajalli, A., Bastani Parizi, M., Carnelli, D.A., Cao, C., Gharibdoust, K., Gorret, D., Gupta, A., Hall, C., Hassanin, A., Hofstra, K.L., Holden, B., Hormati, A., Keay, J., Mogentale, Y., Perrin, V., Phillips, J., Raparthy, S., Shokrollahi, A., Stauffer, D., Simpson, R., Stewart, A., Surace, G., Talebi Amiri, O., Truffa, E., Tschank, A., Ulrich, R., Walter, C., and Singh, A., A 1.02-pJ/b 20.83-Gb/s/Wire USB Transceiver Using CNRZ-5 in 16-nm FinFET; *JSSC April 2020 1108-1123*
Takagiwa, T., see Shibata, N., *JSSC Jan. 2020 178-188*
Takano, H., see Tamura, M., *JSSC Dec. 2020 3376-3386*
Takemoto, T., Hayashi, M., Yoshimura, C., and Yamaoka, M., A 2 × 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems; *JSSC Jan. 2020 145-156*
Takeuchi, K., and Ginsburg, B., Introduction to the Special Issue on the 2019 Symposium on VLSI Circuits; *JSSC April 2020 843-845*
Takeuchi, K., see Suzuki, S., *JSSC Oct. 2020 2802-2809*
Talebi Amiri, O., see Tajalli, A., *JSSC April 2020 1108-1123*
Tam, K., see Lin, M., *JSSC April 2020 956-966*
Tamai, T., see Yamada, Y., *JSSC Jan. 2020 120-132*

Tamura, M., Takano, H., Nakahara, H., Fujita, H., Arisaka, N., Shinke, S., Suzuki, N., Nakada, Y., Shinohe, Y., Etou, S., Fujiwara, T., Kondo, F., Yamamoto, K., Matsumoto, T., and Katayama, Y., A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4-dBm Sensitivity and -27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets; *JSSC Dec. 2020 3376-3386*
Tan, J., see Park, D., *JSSC April 2020 933-944*
Tan, M., Kang, E., An, J., Chang, Z., Vince, P., Mateo, T., Senegond, N., and Pertijs, M.A.P., A 64-Channel Transmit Beamformer With ±30-V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes; *JSSC July 2020 1796-1806*
Tan, M., see Kang, E., *JSSC Dec. 2020 3157-3168*
Tan, N.N., see Tang, Z., *JSSC March 2020 781-793*
Tan, Z., see Tang, X., *JSSC Nov. 2020 3064-3075*
Tanabe, J., see Yamada, Y., *JSSC Jan. 2020 120-132*
Tanabe, Y., see Yamada, Y., *JSSC Jan. 2020 120-132*
Tang, K., see Xue, C., *JSSC Jan. 2020 203-215*
Tang, K., see Si, X., *JSSC Jan. 2020 189-202*
Tang, K., Lou, L., Guo, T., Chen, B., Wang, Y., Fang, Z., Yang, C., Wang, W., and Zheng, Y., A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application; *JSSC Nov. 2020 2970-2983*
Tang, K., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
Tang, T., see Park, J.H., *JSSC Oct. 2020 2771-2780*
Tang, X., see Zhong, Y., *JSSC Feb. 2020 356-368*
Tang, X., see Zhao, W., *JSSC March 2020 666-679*
Tang, X., see Shen, Y., *JSSC March 2020 680-692*
Tang, X., see Zhang, Y., *JSSC March 2020 602-614*
Tang, X., Shen, L., Kasap, B., Yang, X., Shi, W., Mukherjee, A., Pan, D.Z., and Sun, N., An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier; *JSSC April 2020 1011-1022*
Tang, X., Li, S., Yang, X., Shen, L., Zhao, W., Williams, R.P., Liu, J., Tan, Z., Hall, N.A., Pan, D.Z., and Sun, N., An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter; *JSSC Nov. 2020 3064-3075*
Tang, X., see Liu, J., *JSSC Dec. 2020 3260-3270*
Tang, X., Yang, X., Zhao, W., Hsu, C., Liu, J., Shen, L., Mukherjee, A., Shi, W., Li, S., Pan, D.Z., and Sun, N., A 13.5-ENOB, 107-μW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier; *JSSC Dec. 2020 3248-3259*
Tang, Y., see Jia, H., *JSSC Sept. 2020 2609-2621*
Tang, Z., Fang, Y., Shi, Z., Yu, X., Tan, N.N., and Pan, W., A 1770-μm² Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS; *JSSC March 2020 781-793*
Taroni, P., see Conca, E., *JSSC Nov. 2020 3097-3111*
Tavernier, F., see Ramkaj, A.T., *JSSC June 2020 1553-1564*
Tavernier, F., see Diels, W., *JSSC July 2020 1776-1784*
Tavernier, F., see Lyu, Y., *JSSC July 2020 1807-1818*
Taylor, M.B., see Park, D., *JSSC April 2020 933-944*
Tekes, C., see Lim, J., *JSSC May 2020 1310-1323*
Tell, S.G., see Zimmer, B., *JSSC April 2020 920-932*
Thean, A.V., see Xiong, B., *JSSC June 2020 1698-1708*
Thean, A.V., see Luo, Y., *JSSC May 2020 1361-1373*
Theertham, R., Koottala, P., Billa, S., and Pavan, S., Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density; *JSSC Sept. 2020 2429-2442*
Thijssen, B.J., Klumperink, E.A.M., Quinlan, P., and Nauta, B., Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR; *JSSC July 2020 1785-1795*
Thompson, M., see ElAnsary, M., *JSSC July 2020 1971-1983*
Tiebout, M., see Veni, S., *JSSC Sept. 2020 2345-2355*
Toifi, T., see Kim, G., *JSSC Jan. 2020 38-48*
Tokgoz, K.K., see Pang, J., *JSSC Sept. 2020 2371-2386*
Tomasik, J., see Madoglio, P., *JSSC July 2020 1830-1841*
Toprak-Deniz, Z., Proesel, J.E., Bulzacchelli, J.F., Ainspan, H.A., Dickson, T.O., Beakes, M.P., and Meghelli, M., A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS; *JSSC Jan. 2020 19-26*
Toprak-Deniz, Z., see Perez, M.E., *JSSC March 2020 731-743*

Toprak-Deniz, Z., Proesel, J.E., Bulzacchelli, J.F., Ainspan, H.A., Dickson, T.O., Beakes, M.P., and Meghelli, M., Errata - Erratum to "A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS" *JSSC April 2020 1124*

Torfs, G., see Verplaetse, M., *JSSC July 2020 1935-1945*

Torricelli, A., see Conca, E., *JSSC Nov. 2020 3097-3111*

Tosi, A., see Conca, E., *JSSC Nov. 2020 3097-3111*

Toso, F., see Guglielmi, E., *JSSC Aug. 2020 2094-2105*

Truffa, E., see Tajalli, A., *JSSC April 2020 1108-1123*

Tsai, C., see Lin, M., *JSSC April 2020 956-966*

Tsai, C., Zong, Z., Pepe, F., Mangraviti, G., Craninckx, J., and Wambacq, P., Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication; *JSSC July 2020 1854-1863*

Tschank, A., see Tajalli, A., *JSSC April 2020 1108-1123*

Tschanz, J.W., see Ahmed, K.Z., *JSSC April 2020 977-987*

Tschanz, J.W., see Bang, S., *JSSC July 2020 1898-1908*

Tsiamis, A., see Mattioli Della Rocca, F., *JSSC July 2020 1762-1775*

Tsui, C., see Cheng, L., *JSSC April 2020 999-1010*

Tsui, C., see Zhong, X., *JSSC June 2020 1684-1697*

Tsutsumi, T., see Hamada, H., *JSSC Sept. 2020 2316-2335*

Tu, Y., see Si, X., *JSSC Jan. 2020 189-202*

Tu, Y., see Chiu, Y., *JSSC Oct. 2020 2790-2801*

U

Uchiyama, M., see Yamada, Y., *JSSC Jan. 2020 120-132*

Uda, M., see Shibata, N., *JSSC Jan. 2020 178-188*

Uehlin, J.P., Smith, W.A., Pamula, V.R., Pepin, E.P., Perlmutter, S., Sathe, V., and Rudell, J.C., A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS; *JSSC July 2020 1749-1761*

Uemura, M., see Kondo, H., *JSSC Jan. 2020 133-144*

Ulrich, R., see Tajalli, A., *JSSC April 2020 1108-1123*

Unternahrer, M., see Zarghami, M., *JSSC Oct. 2020 2819-2830*

V

Valavi, H., see Jia, H., *JSSC Sept. 2020 2609-2621*

Valdes-Garcia, A., see Sadhu, B., *JSSC June 2020 1516-1529*

Valdes-Garcia, A., see Lee, W., *JSSC May 2020 1187-1198*

Valentino, D.J., see Chatterjee, B., *JSSC March 2020 650-665*

Valiante, T.A., see Reza Pazhouhandeh, M., *JSSC July 2020 1984-1997*

Van Campenhout, J., see Raj, M., *JSSC April 2020 1086-1095*

Van Dijk, J.P.G., Patra, B., Subramanian, S., Xue, X., Samkharadze, N., Corna, A., Jeon, C., Sheikh, F., Juarez-Hernandez, E., Esparza, B.P., Rampurawala, H., Carlton, B.R., Ravikumar, S., Nieva, C., Kim, S., Lee, H., Sammak, A., Scappucci, G., Veldhorst, M., Vandersypen, L.M.K., Charbon, E., Pellerano, S., Babaie, M., and Sebastiano, F., A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons; *JSSC Nov. 2020 2930-2946*

van Veldhoven, R., see Gonen, B., *JSSC April 2020 1023-1031*

van Veldhoven, R., see Karmakar, S., *JSSC Dec. 2020 3146-3156*

Vandersypen, L.M.K., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Vanhoecke, M., see Verplaetse, M., *JSSC July 2020 1935-1945*

Veit, C., see Elsaegh, S., *JSSC Sept. 2020 2553-2566*

Veldhorst, M., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Veni, S., Andreani, P., Caruso, M., Tiebout, M., and Bevilacqua, A., Analysis and Design of a 17-GHz All-*npn* Push-Pull Class-C VCO; *JSSC Sept. 2020 2345-2355*

Venkatesan, R., see Zimmer, B., *JSSC April 2020 920-932*

Vergauwen, J., see Sacco, E., *JSSC Sept. 2020 2456-2467*

Verhelst, M., see Giraldo, J.S.P., *JSSC April 2020 868-878*

Verhelst, M., see Ramkaj, A.T., *JSSC June 2020 1553-1564*

Verma, N., see Jia, H., *JSSC Sept. 2020 2609-2621*

Verplaetse, M., Lambrecht, J., Vanhoecke, M., Breyne, L., Ramon, H., Demeester, P., and Torfs, G., Analog I/Q FIR Filter in 55-nm SiGe BiCMOS

for 16-QAM Optical Communications at 112 Gb/s; *JSSC July 2020 1935-1945*

Villa, F., see Conca, E., *JSSC Nov. 2020 3097-3111*

Vince, P., see Tan, M., *JSSC July 2020 1796-1806*

Vince, P., see Kang, E., *JSSC Dec. 2020 3157-3168*

Virobnik, U., see Krupnik, Y., *JSSC April 2020 1077-1085*

W

Wakita, H., see Nagatani, M., *JSSC Sept. 2020 2301-2315*

Walter, C., see Tajalli, A., *JSSC April 2020 1108-1123*

Wambacq, P., see Tsai, C., *JSSC July 2020 1854-1863*

Wambacq, P., see Renukaswamy, P.T., *JSSC Dec. 2020 3294-3307*

Wan, L., see Shan, W., *JSSC March 2020 826-836*

Wang, C., see Zhang, Z., *JSSC Oct. 2020 2734-2746*

Wang, G., see Deng, L., *JSSC Aug. 2020 2228-2246*

Wang, H., Schembari, F., and Staszewski, R.B., An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization; *JSSC Feb. 2020 298-311*

Wang, H., see Jung, D., *JSSC March 2020 525-535*

Wang, H., Dai, F.F., Su, Z., and Wang, Y., Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver; *JSSC April 2020 1064-1076*

Wang, H., Introduction to the Special Section on the 2019 IEEE BCICTS Conference; *JSSC Sept. 2020 2299-2300*

Wang, H., see Huang, M., *JSSC May 2020 1177-1186*

Wang, H., see Nguyen, H.T., *JSSC May 2020 1212-1223*

Wang, H., see Li, S., *JSSC Dec. 2020 3362-3375*

Wang, H., see Mannem, N.S., *JSSC Dec. 2020 3335-3348*

Wang, J., see Yuan, Z., *JSSC Feb. 2020 465-477*

Wang, J., Wang, X., Eckert, C., Subramanian, A., Das, R., Blaauw, D., and Sylvester, D., A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing; *JSSC Jan. 2020 76-86*

Wang, J., see Xue, C., *JSSC Jan. 2020 203-215*

Wang, J., see Si, X., *JSSC Jan. 2020 189-202*

Wang, J., see Zheng, X., *JSSC July 2020 1864-1876*

Wang, J., see Chiu, Y., *JSSC Oct. 2020 2790-2801*

Wang, J., Hung, T., and Kuo, T., A Calibration-Free 14-b 0.7-mW 100-MS/s Pipelined-SAR ADC Using a Weighted-Averaging Correlated Level Shifting Technique; *JSSC Dec. 2020 3271-3280*

Wang, L., see Zhang, Z., *JSSC Oct. 2020 2734-2746*

Wang, P., see Chang, W., *JSSC Dec. 2020 3189-3199*

Wang, P.P., see Jiang, H., *JSSC June 2020 1530-1541*

Wang, P.P., Zhang, C., Yang, H., Dunna, M., Bharadia, D., and Mercier, P.P., A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers; *JSSC Nov. 2020 2959-2969*

Wang, S., see Ma, T., *JSSC Feb. 2020 233-248*

Wang, W., Chan, C., Zhu, Y., and Martins, R.P., A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization; *JSSC June 2020 1588-1598*

Wang, W., see Tang, K., *JSSC Nov. 2020 2970-2983*

Wang, X., see Wang, J., *JSSC Jan. 2020 76-86*

Wang, X., see Pfaff, D., *JSSC March 2020 580-591*

Wang, X., and Mercier, P.P., A Dynamically High-Impedance Charge-Pump-Based LDO With Digital-LDO-Like Properties Achieving a Sub-4-fs FoM; *JSSC March 2020 719-730*

Wang, Y., see Liao, D., *JSSC March 2020 536-546*

Wang, Y., see Wang, H., *JSSC April 2020 1064-1076*

Wang, Y., see Pang, J., *JSSC Sept. 2020 2371-2386*

Wang, Y., Wu, R., Pang, J., You, D., Fadila, A.A., Saengchan, R., Fu, X., Matsumoto, D., Nakamura, T., Kubozoe, R., Kawabuchi, M., Liu, B., Zhang, H., Qiu, J., Liu, H., Oshima, N., Motoi, K., Hori, S., Kunihiro, K., Kaneko, T., Shirane, A., and Okada, K., A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS; *JSSC May 2020 1249-1269*

Wang, Y., see Ye, D., *JSSC May 2020 1386-1400*
 Wang, Y., see Tang, K., *JSSC Nov. 2020 2970-2983*
 Wang, Z., see Song, H., *JSSC Feb. 2020 219-232*
 Watanabe, K., see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
 Watanabe, N., see Miki, T., *JSSC Oct. 2020 2747-2755*
 Wei, H., see Guo, M., *JSSC March 2020 693-705*
 Wei, H., see Liang, Z., *JSSC March 2020 817-825*
 Wei, S., see Peng, G., *JSSC Feb. 2020 505-519*
 Wei, W., see Xue, C., *JSSC Jan. 2020 203-215*
 Wei, W., see Si, X., *JSSC Jan. 2020 189-202*
 Wei, W., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
 Wei, Y., see Jia, T., *JSSC Aug. 2020 2259-2269*
 Wen, K., see Zhang, Y., *JSSC March 2020 602-614*
 Weng, S., see Ahmed, K.Z., *JSSC April 2020 977-987*
 Wentzloff, D., see Chuo, L., *JSSC May 2020 1128-1138*
 Wesley, T., see Park, D., *JSSC April 2020 933-944*
 Wicht, B., see Kaufmann, M., *JSSC Dec. 2020 3169-3178*
 Williams, R.P., see Tang, X., *JSSC Nov. 2020 3064-3075*
 Wilson, C., Dean, J., and Floyd, B.A., Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching; *JSSC May 2020 1401-1410*
 Wojciechowski, K.E., see Kashmiri, M., *JSSC Dec. 2020 3131-3145*
 Wong, M., see Lin, M., *JSSC April 2020 956-966*
 Wu, C., see Chiu, Y., *JSSC Oct. 2020 2790-2801*
 Wu, D., see Zheng, X., *JSSC June 2020 1651-1664*
 Wu, D., see Zheng, X., *JSSC July 2020 1864-1876*
 Wu, J., see Ma, T., *JSSC Feb. 2020 233-248*
 Wu, J., see Zheng, X., *JSSC June 2020 1651-1664*
 Wu, J., see Zheng, X., *JSSC July 2020 1864-1876*
 Wu, N., see Ma, S., *JSSC Feb. 2020 333-343*
 Wu, N., see Liao, Q., *JSSC May 2020 1282-1296*
 Wu, R., see Pang, J., *JSSC Sept. 2020 2371-2386*
 Wu, R., see Wang, Y., *JSSC May 2020 1249-1269*
 Wu, S., see Zhong, Y., *JSSC Feb. 2020 356-368*
 Wu, S., see Si, X., *JSSC Jan. 2020 189-202*
 Wu, W., see Abbott, J., *JSSC Sept. 2020 2567-2582*
 Wu, X., see Chappidi, C.R., *JSSC June 2020 1441-1454*
 Wu, X., see Lu, X., *JSSC June 2020 1455-1470*
 Wu, Y., see Deng, L., *JSSC Aug. 2020 2228-2246*
 Wu, Z., see Deng, L., *JSSC Aug. 2020 2228-2246*
 Wurfel, U., see Elsaegh, S., *JSSC Sept. 2020 2553-2566*

X

Xia, Z., see McLaughlin, P.H., *JSSC Dec. 2020 3179-3188*
 Xiang, Y., see Ye, D., *JSSC May 2020 1386-1400*
 Xiao, X., see Liao, Q., *JSSC May 2020 1282-1296*
 Xie, S., see Park, D., *JSSC April 2020 933-944*
 Xie, Y., see Deng, L., *JSSC Aug. 2020 2228-2246*
 Xin, X., see Shen, Y., *JSSC March 2020 680-692*
 Xiong, B., Li, Y., Thean, A.V., and Heng, C., A $7 \times 7 \times 2 \text{ mm}^3$ 8.6- μW 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications; *JSSC June 2020 1698-1708*
 Xiong, L., see Yin, Y., *JSSC Nov. 2020 2997-3008*
 Xu, B., see Zhao, W., *JSSC March 2020 666-679*
 Xu, D., see Zhong, L., *JSSC Sept. 2020 2529-2538*
 Xu, H., Introduction to the Special Section on the 2019 RFIC Symposium; *JSSC May 2020 1127*
 Xu, H., see Yin, Y., *JSSC Nov. 2020 2997-3008*
 Xu, J., see Shan, W., *JSSC March 2020 794-804*
 Xu, K., Yin, J., Mak, P., Staszewski, R.B., and Martins, R.P., A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA; *JSSC Aug. 2020 2055-2068*
 Xu, Y., Hu, H., Muhlestein, J., and Moon, U., A 77-dB-DR 0.65-mW 20-MHz 5th-Order Coupled Source Followers Based Low-Pass Filter; *JSSC Oct. 2020 2810-2818*
 Xu, Z., see Li, J., *JSSC June 2020 1491-1501*

Xue, C., Chen, W., Liu, J., Li, J., Lin, W., Lin, W., Wang, J., Wei, W., Huang, T., Chang, T., Chang, T., Kao, H., Chiu, Y., Lee, C., King, Y., Lin, C., Liu, R., Hsieh, C., Tang, K., and Chang, M., Embedded 1-Mb ReRAM-Based Computing-in-Memory Macro With Multibit Input and Weight for CNN-Based AI Edge Processors; *JSSC Jan. 2020 203-215*
 Xue, X., see Van Dijk, J.P.G., *JSSC Nov. 2020 2930-2946*

Y

Yamada, Y., Sano, T., Tanabe, Y., Ishigaki, Y., Hosoda, S., Hyuga, F., Moriya, A., Hada, R., Masuda, A., Uchiyama, M., Jobashi, M., Koizumi, T., Tamai, T., Sato, N., Tanabe, J., Kimura, K., Ojima, Y., Murakami, R., and Yoshikawa, T., A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications; *JSSC Jan. 2020 120-132*
 Yamamoto, K., see Tamura, M., *JSSC Dec. 2020 3376-3386*
 Yamaoka, M., see Takemoto, T., *JSSC Jan. 2020 145-156*
 Yamashita, T., see Shibata, N., *JSSC Jan. 2020 178-188*
 Yamawaki, T., see Furubayashi, Y., *JSSC Sept. 2020 2539-2552*
 Yamazaki, H., see Nagatani, M., *JSSC Sept. 2020 2301-2315*
 Yan, D., Ke, X., and Ma, D.B., Direct 48-/1-V GaN-Based DC-DC Power Converter With Double Step-Down Architecture and Master-Slave AO²T Control; *JSSC April 2020 988-998*
 Yan, N., see Yin, Y., *JSSC Nov. 2020 2997-3008*
 Yanagidaira, K., see Shibata, N., *JSSC Jan. 2020 178-188*
 Yanagita, T., see Kondo, H., *JSSC Jan. 2020 133-144*
 Yang, C., see Huang, S., *JSSC Feb. 2020 452-464*
 Yang, C., see Lee, Y., *JSSC Aug. 2020 2247-2258*
 Yang, C., see Li, K., *JSSC Nov. 2020 3076-3086*
 Yang, C., see Tang, K., *JSSC Nov. 2020 2970-2983*
 Yang, H., see Yuan, Z., *JSSC Feb. 2020 465-477*
 Yang, H., see Wang, P.P., *JSSC Nov. 2020 2959-2969*
 Yang, J., see Shan, W., *JSSC March 2020 794-804*
 Yang, J., see Shan, W., *JSSC March 2020 826-836*
 Yang, J., see Zhong, L., *JSSC Sept. 2020 2529-2538*
 Yang, J., see Shan, W., *JSSC May 2020 1422-1436*
 Yang, K., see Li, D., *JSSC Jan. 2020 98-107*
 Yang, S., see Lin, M., *JSSC April 2020 956-966*
 Yang, S., see Lin, M., *JSSC April 2020 956-966*
 Yang, T., see Chang, W., *JSSC Dec. 2020 3189-3199*
 Yang, X., see Zhao, W., *JSSC March 2020 666-679*
 Yang, X., see Tang, X., *JSSC April 2020 1011-1022*
 Yang, X., see Liu, K., *JSSC June 2020 1719-1732*
 Yang, X., see Tang, X., *JSSC Nov. 2020 3064-3075*
 Yang, X., see Tang, X., *JSSC Dec. 2020 3248-3259*
 Yang, Y., see Yuan, Z., *JSSC Feb. 2020 465-477*
 Yang, Y., see Li, D., *JSSC Nov. 2020 3051-3063*
 Yang, Z., see Deng, L., *JSSC Aug. 2020 2228-2246*
 Yasuda, M., see Lee, J., *JSSC Jan. 2020 87-97*
 Yasuda, M., see Chuo, L., *JSSC May 2020 1128-1138*
 Yayama, K., see Kondo, H., *JSSC Jan. 2020 133-144*
 Ye, D., Wang, Y., Xiang, Y., Lyu, L., Min, H., and Shi, C.R., A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation; *JSSC May 2020 1386-1400*
 Ye, J., see Deng, W., *JSSC Aug. 2020 2027-2042*
 Ye, T., see Abbott, J., *JSSC Sept. 2020 2567-2582*
 Yeck, M., see Sadhu, B., *JSSC June 2020 1516-1529*
 Yen, S., see Park, J.H., *JSSC Oct. 2020 2771-2780*
 Yin, B., see Mehta, N., *JSSC April 2020 1096-1107*
 Yin, B., see Liao, Q., *JSSC May 2020 1282-1296*
 Yin, J., see Xu, K., *JSSC Aug. 2020 2055-2068*
 Yin, J., see Qi, G., *JSSC Dec. 2020 3387-3399*
 Yin, S., see Peng, G., *JSSC Feb. 2020 505-519*
 Yin, S., Jiang, Z., Seo, J., and Seok, M., XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks; *JSSC June 2020 1733-1743*
 Yin, S., see Jiang, Z., *JSSC July 2020 1888-1897*

- Yin, S.**, *see* Kadetotad, D., *JSSC July 2020 1877-1887*
- Yin, S.**, *see* Cherupally, S.K., *JSSC Oct. 2020 2680-2690*
- Yin, X.**, *see* Coudyzer, G., *JSSC Aug. 2020 2206-2218*
- Yin, Y.**, Li, T., Xiong, L., Li, Y., Min, H., Yan, N., and Xu, H., A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement; *JSSC Nov. 2020 2997-3008*
- Yoo, H.**, *see* Kim, K., *JSSC Aug. 2020 2161-2173*
- Yoo, H.**, *see* Jang, J., *JSSC Oct. 2020 2781-2789*
- Yoo, J.**, *see* Park, J.H., *JSSC Oct. 2020 2771-2780*
- Yoo, S.**, *see* Keel, M., *JSSC April 2020 889-897*
- Yoo, S.**, and Hung, S., A Multimode Multi-Efficiency-Peak Digital Power Amplifier; *JSSC Dec. 2020 3322-3334*
- Yoo, S.**, *see* Yoo, S., *JSSC Dec. 2020 3322-3334*
- Yoon, J.M.**, Do, H., Koh, D., Oak, S.H., Lee, J., and Jeong, D., A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage; *JSSC Aug. 2020 2219-2227*
- Yoshikawa, T.**, *see* Yamada, Y., *JSSC Jan. 2020 120-132*
- Yoshimura, C.**, *see* Takemoto, T., *JSSC Jan. 2020 145-156*
- Yoshioka, K.**, *see* Kondo, S., *JSSC Nov. 2020 2866-2877*
- You, D.**, *see* Pang, J., *JSSC Sept. 2020 2371-2386*
- You, D.**, *see* Wang, Y., *JSSC May 2020 1249-1269*
- You, X.**, *see* Zhang, J., *JSSC Oct. 2020 2714-2723*
- Yousefi, A.**, Abidi, A.A., and Markovic, D., Analysis and Design of a Robust, Low-Power, Inductively Coupled LSK Data Link; *JSSC Sept. 2020 2583-2596*
- Yousefzadeh, B.**, and Makinwa, K.A.A., A BJT-Based Temperature-to-Digital Converter With a ± 0.25 °C 3σ -Inaccuracy From -40 °C to $+180$ °C Using Heater-Assisted Voltage Calibration; *JSSC Feb. 2020 369-377*
- Yu, C.**, Sa, E., Jin, S., Park, H., Shin, J., and Burm, J., A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS; *JSSC Oct. 2020 2831-2841*
- Yu, S.**, *see* Si, X., *JSSC Jan. 2020 189-202*
- Yu, X.**, *see* Tang, Z., *JSSC March 2020 781-793*
- Yu, X.**, *see* Zhang, Y., *JSSC March 2020 602-614*
- Yuan, J.**, *see* Mohamad, S., *JSSC May 2020 1351-1360*
- Yuan, Z.**, Liu, Y., Yue, J., Yang, Y., Wang, J., Feng, X., Zhao, J., Li, X., and Yang, H., STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS; *JSSC Feb. 2020 465-477*
- Yue, C.P.**, *see* Zhang, Z., *JSSC Oct. 2020 2734-2746*
- Yue, J.**, *see* Yuan, Z., *JSSC Feb. 2020 465-477*
- Yueksel, H.**, *see* Kim, G., *JSSC Jan. 2020 38-48*
- Z**
- Zanbaghi, R.**, *see* Maghami, H., *JSSC March 2020 706-718*
- Zanetto, F.**, *see* Guglielmi, E., *JSSC Aug. 2020 2094-2105*
- Zappa, F.**, *see* Conca, E., *JSSC Nov. 2020 3097-3111*
- Zappe, H.**, *see* Elsaegh, S., *JSSC Sept. 2020 2553-2566*
- Zarrie, H.**, *see* Maghami, H., *JSSC March 2020 706-718*
- Zarghami, M.**, Gasparini, L., Parmesan, L., Moreno-Garcia, M., Stefanov, A., Bessire, B., Unternahrer, M., and Perenzoni, M., A 32×32 -Pixel CMOS Imager for Quantum Optics With Per-SPAD TDC, 19.48% Fill-Factor in a 44.64- μ m Pitch Reaching 1-MHz Observation Rate; *JSSC Oct. 2020 2819-2830*
- Zeng, X.**, *see* Chen, Z., *JSSC Aug. 2020 2106-2117*
- Zha, Y.**, Nowak, E., and Li, J., Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM; *JSSC April 2020 908-919*
- Zhan, K.**, *see* Johnson, M., *JSSC May 2020 1270-1281*
- Zhang, C.**, *see* Zheng, X., *JSSC June 2020 1651-1664*
- Zhang, C.**, *see* Shan, W., *JSSC May 2020 1422-1436*
- Zhang, C.**, *see* Wang, P.P., *JSSC Nov. 2020 2959-2969*
- Zhang, H.**, *see* Wang, Y., *JSSC May 2020 1249-1269*
- Zhang, H.**, *see* Karmakar, S., *JSSC Dec. 2020 3146-3156*
- Zhang, J.**, *see* Jia, H., *JSSC Sept. 2020 2609-2621*
- Zhang, J.**, Zhao, D., and You, X., A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications; *JSSC Oct. 2020 2714-2723*
- Zhang, L.**, and Niknejad, A.M., Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform; *JSSC March 2020 639-649*
- Zhang, L.**, *see* Park, J.H., *JSSC Oct. 2020 2771-2780*
- Zhang, M.**, *see* Jiang, W., *JSSC Feb. 2020 322-332*
- Zhang, M.**, Zhu, Y., Chan, C., and Martins, R.P., An 8-Bit 10-GS/s $16\times$ Interpolation-Based Time-Domain ADC With <1.5 -ps Uncalibrated Quantization Steps; *JSSC Dec. 2020 3225-3235*
- Zhang, S.**, *see* Shan, W., *JSSC March 2020 794-804*
- Zhang, Y.**, *see* Song, H., *JSSC Feb. 2020 219-232*
- Zhang, Y.**, *see* Lee, J., *JSSC Jan. 2020 87-97*
- Zhang, Y.**, *see* Liao, D., *JSSC March 2020 536-546*
- Zhang, Y.**, Sanyal, A., Yu, X., Quan, X., Wen, K., Tang, X., Jin, G., Geng, L., and Sun, N., A Fractional- N PLL With Space-Time Averaging for Quantization Noise Reduction; *JSSC March 2020 602-614*
- Zhang, Y.**, *see* Zimmer, B., *JSSC April 2020 920-932*
- Zhang, Y.**, Liang, W., Jin, X., Krattenmacher, M., Falk, S., Sakalas, P., Heine-mann, B., and Schroter, M., 3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation; *JSSC June 2020 1471-1481*
- Zhang, Y.**, Kinget, P.R., and Pun, K., A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N -Path Filters; *JSSC Sept. 2020 2443-2455*
- Zhang, Z.**, Zhu, G., and Patrick Yue, C., A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and -256.4 -dB FoM; *JSSC June 2020 1665-1683*
- Zhang, Z.**, *see* Chen, T., *JSSC June 2020 1709-1718*
- Zhang, Z.**, *see* Chiu, C., *JSSC Nov. 2020 3024-3035*
- Zhang, Z.**, Zhu, G., Wang, C., Wang, L., and Yue, C.P., A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator; *JSSC Oct. 2020 2734-2746*
- Zhang, Z.**, *see* Chiu, Y., *JSSC Oct. 2020 2790-2801*
- Zhao, B.**, Kuo, N., Liu, B., Li, Y., Iotti, L., and Niknejad, A.M., A Battery-less Padless Crystalless 116 μ m \times 116 μ m “Dielet” Near-Field Radio With On-Chip Coil Antenna; *JSSC Feb. 2020 249-260*
- Zhao, C.**, *see* Park, D., *JSSC April 2020 933-944*
- Zhao, D.**, *see* Zhang, J., *JSSC Oct. 2020 2714-2723*
- Zhao, F.**, *see* Zheng, X., *JSSC July 2020 1864-1876*
- Zhao, H.**, *see* Jung, D., *JSSC March 2020 525-535*
- Zhao, J.**, *see* Yuan, Z., *JSSC Feb. 2020 465-477*
- Zhao, W.**, *see* Zhong, Y., *JSSC Feb. 2020 356-368*
- Zhao, W.**, Li, S., Xu, B., Yang, X., Tang, X., Shen, L., Lu, N., Pan, D.Z., and Sun, N., A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure; *JSSC March 2020 666-679*
- Zhao, W.**, *see* Shen, Y., *JSSC March 2020 680-692*
- Zhao, W.**, *see* Tang, X., *JSSC Nov. 2020 3064-3075*
- Zhao, W.**, *see* Liu, J., *JSSC Dec. 2020 3260-3270*
- Zhao, W.**, *see* Tang, X., *JSSC Dec. 2020 3248-3259*
- Zheng, B.**, *see* Jie, L., *JSSC Dec. 2020 3236-3247*
- Zheng, J.**, *see* Cheng, L., *JSSC April 2020 999-1010*
- Zheng, W.**, *see* Ma, T., *JSSC Feb. 2020 233-248*
- Zheng, X.**, Lv, F., Zhou, L., Wu, D., Wu, J., Zhang, C., Rhee, W., and Liu, X., Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators; *JSSC June 2020 1651-1664*
- Zheng, X.**, Ding, H., Zhao, F., Wu, D., Zhou, L., Wu, J., Lv, F., Wang, J., and Liu, X., A 50–112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS; *JSSC July 2020 1864-1876*
- Zheng, Y.**, *see* Li, K., *JSSC Nov. 2020 3076-3086*
- Zheng, Y.**, *see* Tang, K., *JSSC Nov. 2020 2970-2983*
- Zhong, L.**, Yang, J., Xu, D., and Lai, X., Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer; *JSSC Sept. 2020 2529-2538*
- Zhong, X.**, Law, M., Tsui, C., and Bermak, A., A Fully Dynamic Multi-Mode CMOS Vision Sensor With Mixed-Signal Cooperative Motion Sensing and

- Object Segmentation for Adaptive Edge Computing; *JSSC June 2020 1684-1697*
- Zhong, Y.**, Li, S., Tang, X., Shen, L., Zhao, W., Wu, S., and Sun, N., A Second-Order Purely VCO-Based CT $\Sigma\Delta$ ADC Using a Modified DPLL Structure in 40-nm CMOS; *JSSC Feb. 2020 356-368*
- Zhou, D.**, Jiang, J., Liu, Q., Soenen, E.G., Kinyua, M., and Silva-Martinez, J., A 245-mA Digitally Assisted Dual-Loop Low-Dropout Regulator; *JSSC Aug. 2020 2140-2150*
- Zhou, J.**, see Shibata, N., *JSSC Jan. 2020 178-188*
- Zhou, J.**, see Qian, H.J., *JSSC May 2020 1297-1309*
- Zhou, J.**, see Cao, Y., *JSSC Nov. 2020 2984-2996*
- Zhou, L.**, see Zheng, X., *JSSC June 2020 1651-1664*
- Zhou, L.**, see Zheng, X., *JSSC July 2020 1864-1876*
- Zhou, S.**, see Peng, G., *JSSC Feb. 2020 505-519*
- Zhou, X.**, see Zhu, Z., *JSSC June 2020 1565-1576*
- Zhu, G.**, see Zhang, Z., *JSSC June 2020 1665-1683*
- Zhu, G.**, see Zhang, Z., *JSSC Oct. 2020 2734-2746*
- Zhu, M.**, see Deng, L., *JSSC Aug. 2020 2228-2246*
- Zhu, Y.**, see Jiang, W., *JSSC Feb. 2020 322-332*
- Zhu, Y.**, see Song, Y., *JSSC Feb. 2020 312-321*
- Zhu, Y.**, see Wang, W., *JSSC June 2020 1588-1598*
- Zhu, Y.**, see Zhang, M., *JSSC Dec. 2020 3225-3235*
- Zhu, Z.**, see Shen, Y., *JSSC March 2020 680-692*
- Zhu, Z.**, Zhou, X., Du, Y., Feng, Y., and Li, Q., A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration; *JSSC June 2020 1565-1576*
- Zhu, Z.**, see Li, D., *JSSC Nov. 2020 3051-3063*
- Zhuang, H.**, see Li, D., *JSSC Nov. 2020 3051-3063*
- Zimmer, B.**, Venkatesan, R., Shao, Y.S., Clemons, J., Fojtik, M., Jiang, N., Keller, B., Klinefelter, A., Pinckney, N., Raina, P., Tell, S.G., Zhang, Y., Dally, W.J., Emer, J.S., Gray, C.T., Keckler, S.W., and Khailany, B., A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm; *JSSC April 2020 920-932*
- Zong, Z.**, see Tsai, C., *JSSC July 2020 1854-1863*
- Zou, Y.**, Gottardi, M., Lecca, M., and Perenzoni, M., A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications; *JSSC Nov. 2020 3112-3121*
- Zou, Z.**, see Deng, L., *JSSC Aug. 2020 2228-2246*
- Zscheschang, U.**, see Elsaegh, S., *JSSC Sept. 2020 2553-2566*
- Zur, S.**, see Ben-Bassat, A., *JSSC Dec. 2020 3414-3425*
- Zussman, G.**, see Nagulu, A., *JSSC Dec. 2020 3308-3321*
- A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020 3076-3086*
- A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas. *Lu, X.*, +, *JSSC June 2020 1455-1470*

III-V semiconductors

- 300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H.*, +, *JSSC Sept. 2020 2316-2335*
- A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*
- A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020 3169-3178*
- Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W.*, +, *JSSC Sept. 2020 2336-2344*
- Direct 48-1/V GaN-Based DC–DC Power Converter With Double Step-Down Architecture and Master–Slave AO²T Control. *Yan, D.*, +, *JSSC April 2020 988-998*

A

AC-DC power converters

- A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*

Accelerometers

- A 22- $\text{ng}/\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furubayashi, Y.*, +, *JSSC Sept. 2020 2539-2552*
- A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*
- Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*

Adaptive control

- A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*
- A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020 977-987*

Adaptive equalizers

- A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. *Lee, J.*, +, *JSSC Aug. 2020 2186-2195*

Adaptive filters

- A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*

Adders

- A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC. *Song, Y.*, +, *JSSC Feb. 2020 312-321*
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*

Adjacent channel interference

- A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*
- An 802.11ba-Based Wake-Up Radio Receiver With Wi-Fi Transceiver Integration. *Liu, R.*, +, *JSSC May 2020 1151-1164*

Subject Index

Numeric

1/f noise

- A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020 378-391*
- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*
- A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020 1842-1853*

5G mobile communication

- A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*
- A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*
- A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

All-pass filters

A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Amperometric sensors

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

Amplification

A Pipeline SAR ADC With Second-Order Interstage Gain Error Shaping. *Hsu, C.*, +, *JSSC April 2020 1032-1042*

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Amplifiers

A 13.5-ENOB, 107- μ W Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier. *Tang, X.*, +, *JSSC Dec. 2020 3248-3259*

A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage. *Yoon, J.M.*, +, *JSSC Aug. 2020 2219-2227*

A Discrete-Time Audio $\Sigma\Delta$ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques. *Ma, S.*, +, *JSSC Feb. 2020 333-343*

A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier. *Jiang, W.*, +, *JSSC Feb. 2020 322-332*

A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*

Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*

Embedded 1-Mb ReRAM-Based Computing-in-Memory Macro With Multibit Input and Weight for CNN-Based AI Edge Processors. *Xue, C.*, +, *JSSC Jan. 2020 203-215*

Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*

Amplitude modulation

A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*

A Multimode Multi-Efficiency-Peak Digital Power Amplifier. *Yoo, S.*, +, *JSSC Dec. 2020 3322-3334*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*

Amplitude shift keying

A 390-GHz Outphasing Transmitter in 28-nm CMOS. *Standaert, A.*, +, *JSSC Oct. 2020 2703-2713*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*

Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H.*, +, *JSSC April 2020 1064-1076*

Analog-digital conversion

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020 1077-1085*

A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020 378-391*

A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration. *Guo, M.*, +, *JSSC March 2020 693-705*

A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations. *Chen, T.*, +, *JSSC June 2020 1709-1718*

A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique. *Shen, Y.*, +, *JSSC March 2020 680-692*

A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling. *Mohamad, S.*, +, *JSSC May 2020 1351-1360*

A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A.*, +, *JSSC Dec. 2020 3210-3224*

A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020 2756-2770*

A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC. *Song, Y.*, +, *JSSC Feb. 2020 312-321*

A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020 557-566*

A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020 3260-3270*

A 13.5-ENOB, 107- μ W Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier. *Tang, X.*, +, *JSSC Dec. 2020 3248-3259*

A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z.*, +, *JSSC June 2020 1565-1576*

A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020 2771-2780*

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*

A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M.*, +, *JSSC Jan. 2020 6-18*

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS. *Ramkaj, A.T.*, +, *JSSC June 2020 1553-1564*

A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fI/es. *Baert, M.*, +, *JSSC June 2020 1577-1587*

A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray Detector With 16-bit Column-Parallel Continuous-Time Incremental $\Delta\Sigma$ ADCs. *Lee, S.*, +, *JSSC Nov. 2020 2878-2888*

A 640 \times 640 Fully Dynamic CMOS Image Sensor for Always-On Operation. *Park, I.*, +, *JSSC April 2020 898-907*

A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D.*, +, *JSSC Nov. 2020 3051-3063*

A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*

A BJT-Based Temperature-to-Digital Converter With a ± 0.25 $^{\circ}$ C 3σ Inaccuracy From -40 $^{\circ}$ C to $+180$ $^{\circ}$ C Using Heater-Assisted Voltage Calibration. *Yousefzadeh, B.*, +, *JSSC Feb. 2020 369-377*

A Calibration-Free 14-b 0.7-mW 100-MS/s Pipelined-SAR ADC Using a Weighted-Averaging Correlated Level Shifting Technique. *Wang, J.*, +, *JSSC Dec. 2020 3271-3280*

A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*

A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*

A Pipeline SAR ADC With Second-Order Interstage Gain Error Shaping. *Hsu, C.*, +, *JSSC April 2020 1032-1042*

A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI. *AlShammary, H.*, +, *JSSC Feb. 2020 261-271*

A Second-Order Purely VCO-Based CT $\Sigma\Delta$ ADC Using a Modified DPLL Structure in 40-nm CMOS. *Zhong, Y.*, +, *JSSC Feb. 2020 356-368*

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*

A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability. *Seo, M.*, +, *JSSC Oct. 2020 2660-2669*

- A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic G_m-R-Based Amplifier. *Jiang, W.*, +, *JSSC Feb. 2020 322-332*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*
- A Wearable Real-Time CMOS Dosimeter With Integrated Zero-Bias Floating Gate Sensor and an 861-nW 18-Bit Energy-Resolution Scalable Time-Based Radiation to Digital Converter. *Chatterjee, B.*, +, *JSSC March 2020 650-665*
- An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y.*, +, *JSSC Sept. 2020 2468-2477*
- An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y.*, +, *JSSC May 2020 1361-1373*
- An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X.*, +, *JSSC Nov. 2020 3064-3075*
- An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020 1337-1350*
- An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*
- Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S.*, +, *JSSC Oct. 2020 2649-2659*
- C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. *Jiang, Z.*, +, *JSSC July 2020 1888-1897*
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*
- Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*
- XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020 1733-1743*
- Annealing**
- A 2×30 k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. *Takemoto, T.*, +, *JSSC Jan. 2020 145-156*
- Antenna arrays**
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas. *Lu, X.*, +, *JSSC June 2020 1455-1470*
- Antenna feeds**
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m-Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*
- Antenna phased arrays**
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*
- A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*
- Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*
- Antenna radiation patterns**
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas. *Lu, X.*, +, *JSSC June 2020 1455-1470*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m-Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*
- Aperture antennas**
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*
- Application specific integrated circuits**
- A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020 2771-2780*
- A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*
- A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy. *Lee, K.*, +, *JSSC Nov. 2020 2947-2958*
- A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*
- An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*
- Guest Editorial 2019 Custom Integrated Circuits Conference. *Sun, N.*, +, *JSSC March 2020 523-524*
- Array signal processing**
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*
- A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*
- Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*
- Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*
- Assisted living**
- A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020 2247-2258*
- Asynchronous circuits**
- A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling. *Mohamad, S.*, +, *JSSC May 2020 1351-1360*
- A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS. *Ramkaj, A.T.*, +, *JSSC June 2020 1553-1564*
- A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*
- A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*
- Audio signal processing**
- A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*
- An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*
- Audio-frequency amplifiers**
- A 28-W, -102.2-dB THD+N Class-D Amplifier Using a Hybrid $\Delta\Sigma$ -PWM Scheme. *Karmakar, S.*, +, *JSSC Dec. 2020 3146-3156*
- Automatic gain control**
- A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*

Automatic test equipment

A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques. *Ha, K., +, JSSC Jan. 2020 157-166*

Automotive electronics

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y., +, JSSC Jan. 2020 120-132*

A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D. *Kondo, H., +, JSSC Jan. 2020 133-144*

A 28-W, -102.2-dB THD+N Class-D Amplifier Using a Hybrid $\Delta\Sigma$ -PWM Scheme. *Karmakar, S., +, JSSC Dec. 2020 3146-3156*

Avalanche diodes

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L., +, JSSC March 2020 639-649*

Avalanche photodiodes

A 128×128 SPAD Motion-Triggered Time-of-Flight Image Sensor With In-Pixel Histogram and Column-Parallel Vision Processor. *Mattioli Della Rocca, F., +, JSSC July 2020 1762-1775*

A 32×128 SPAD-257 TDC Receiver IC for Pulsed TOF Solid-State 3-D Imaging. *Jahromi, S., +, JSSC July 2020 1960-1970*

A 32×32 -Pixel CMOS Imager for Quantum Optics With Per-SPAD TDC, 19.48% Fill-Factor in a 44.64- μm Pitch Reaching 1-MHz Observation Rate. *Zarghami, M., +, JSSC Oct. 2020 2819-2830*

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M., +, JSSC Dec. 2020 3131-3145*

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H., +, JSSC Feb. 2020 392-403*

Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E., +, JSSC Nov. 2020 3097-3111*

B**Backpropagation**

A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J., +, JSSC Jan. 2020 108-119*

Backscatter

A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C., +, JSSC April 2020 856-867*

Baluns

A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T., +, JSSC May 2020 1212-1223*

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I., +, JSSC Sept. 2020 2356-2370*

Band-pass filters

A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive *N*-Path Filters. *Zhang, Y., +, JSSC Sept. 2020 2443-2455*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended *N*-Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G., +, JSSC Dec. 2020 3387-3399*

Bandwidth allocation

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H., +, JSSC Feb. 2020 219-232*

Battery chargers

Erratum to “A Flying-Inductor Hybrid DC-DC Converter for 1-Cell and 2-Cell Smart-Cable Battery Chargers” [Dec 19 3292-3305]. *Hardy, C., +, JSSC March 2020 837*

Battery management systems

A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P., +, JSSC July 2020 1998-2008*

Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW. *Lin, L., +, JSSC April 2020 967-976*

BiCMOS integrated circuits

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25- μm SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H., +, JSSC Sept. 2020 2597-2608*

Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M., +, JSSC July 2020 1935-1945*

Analysis and Design of a 17-GHz All-*n*p-n Push-Pull Class-C VCO. *Veni, S., +, JSSC Sept. 2020 2345-2355*

Bicycles

Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation. *Deng, L., +, JSSC Aug. 2020 2228-2246*

Big Data

Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y., +, JSSC April 2020 908-919*

BIMOS integrated circuits

Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L., +, JSSC Sept. 2020 2529-2538*

Binary codes

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Bioelectric phenomena

A 0.5-V Sub-10- μW 15.28-m $\Omega/\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1° Phase Error. *Kim, K., +, JSSC Aug. 2020 2161-2173*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J., +, JSSC Sept. 2020 2567-2582*

Bioelectric potentials

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J., +, JSSC Sept. 2020 2567-2582*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M., +, JSSC July 2020 1984-1997*

Biological techniques

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M., +, JSSC July 2020 1971-1983*

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L., +, JSSC March 2020 639-649*

Biomedical electrodes

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P., +, JSSC July 2020 1749-1761*

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J., +, JSSC Nov. 2020 2914-2929*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J., +, JSSC Sept. 2020 2567-2582*

Biomedical electronics

A 0.5-V Sub-10- μW 15.28-m $\Omega/\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1° Phase Error. *Kim, K., +, JSSC Aug. 2020 2161-2173*

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J., JSSC March 2020 615-628*

A 12.3- μW 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y., +, JSSC Oct. 2020 2756-2770*

A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. *Mondal, S., +, JSSC Feb. 2020 414-425*

A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

A $7 \times 7 \times 2$ mm³ 8.6- μ W 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*

A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*

Biomedical equipment

A 0.5-V Sub-10- μ W 15.28-m Ω / $\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error. *Kim, K.*, +, *JSSC Aug. 2020 2161-2173*

Biomedical transducers

A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

Biomedical ultrasonics

A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*

Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

Biomembrane transport

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*

BioMEMS

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Biometrics (access control)

A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*

Biosensors

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Bipolar MMIC

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*

Bipolar transistor circuits

3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y.*, +, *JSSC June 2020 1471-1481*

Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W.*, +, *JSSC Sept. 2020 2336-2344*

Bipolar transistors

A BJT-Based Temperature-to-Digital Converter With a ± 0.25 $^\circ\text{C}$ 3σ Inaccuracy From -40 $^\circ\text{C}$ to $+180$ $^\circ\text{C}$ Using Heater-Assisted Voltage Calibration. *Yousefzadeh, B.*, +, *JSSC Feb. 2020 369-377*

Blood

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Blood vessels

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

Bluetooth

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4 -dBm Sensitivity and -27 -dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

High Linearity Transmit Power Mixers Using Baseband Current Feedback. *Praveen, M.V.*, +, *JSSC Feb. 2020 272-281*

Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

Body area networks

A $7 \times 7 \times 2$ mm³ 8.6- μ W 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*

Bootstrap circuits

A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*

Brain-computer interfaces

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*

Bridge circuits

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*

Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*

Buffer circuits

A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N.*, +, *JSSC Feb. 2020 404-413*

A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC. *Song, Y.*, +, *JSSC Feb. 2020 312-321*

A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020 3260-3270*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G.*, +, *JSSC Aug. 2020 2206-2218*

A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*

Built-in self test

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y.*, +, *JSSC Jan. 2020 120-132*

A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D. *Kondo, H.*, +, *JSSC Jan. 2020 133-144*

C

Cache storage

A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator. *Park, D.*, +, *JSSC April 2020 933-944*

Calibration

A 1-nA 4.5-nW 289-ppm/ $^\circ\text{C}$ Current Reference Using Automatic Calibration. *Lee, S.*, +, *JSSC Sept. 2020 2498-2512*

- A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*
- A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration. *Guo, M.*, +, *JSSC March 2020 693-705*
- A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A.*, +, *JSSC Dec. 2020 3210-3224*
- A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020 2756-2770*
- A 13.5-ENOB, 107- μ W Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier. *Tang, X.*, +, *JSSC Dec. 2020 3248-3259*
- A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z.*, +, *JSSC June 2020 1565-1576*
- A 1770- μ m² Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS. *Tang, Z.*, +, *JSSC March 2020 781-793*
- A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*
- A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulswidth. *Jin, X.*, +, *JSSC Oct. 2020 2724-2733*
- A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS. *Ramkaj, A.T.*, +, *JSSC June 2020 1553-1564*
- A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fI/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*
- A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D.*, +, *JSSC Nov. 2020 3051-3063*
- A BJT-Based Temperature-to-Digital Converter With a ± 0.25 °C 3 σ Inaccuracy From -40 °C to +180 °C Using Heater-Assisted Voltage Calibration. *Yousefzadeh, B.*, +, *JSSC Feb. 2020 369-377*
- A Calibration-Free 14-b 0.7-mW 100-MS/s Pipelined-SAR ADC Using a Weighted- Averaging Correlated Level Shifting Technique. *Wang, J.*, +, *JSSC Dec. 2020 3271-3280*
- A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution. *Nurmetov, U.*, +, *JSSC April 2020 846-855*
- A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*
- A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z.*, +, *JSSC March 2020 817-825*
- An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*
- Cameras**
- A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*
- Cancer**
- A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy. *Lee, K.*, +, *JSSC Nov. 2020 2947-2958*
- Capacitance**
- A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y.*, +, *JSSC July 2020 1807-1818*
- A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-LC Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020 3179-3188*
- Capacitance measurement**
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*
- Capacitive sensors**
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*
- A 22-ng/ $\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furu-bayashi, Y.*, +, *JSSC Sept. 2020 2539-2552*
- A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*
- A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*
- An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y.*, +, *JSSC May 2020 1361-1373*
- Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*
- Capacitive transducers**
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*
- Capacitors**
- A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray Detector With 16-bit Column-Parallel Continuous-Time Incremental $\Delta\Sigma$ ADCs. *Lee, S.*, +, *JSSC Nov. 2020 2878-2888*
- A 5.6 μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K.*, +, *JSSC Aug. 2020 2151-2160*
- A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage. *Yoon, J.M.*, +, *JSSC Aug. 2020 2219-2227*
- A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*
- A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*
- A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*
- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*
- A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier. *Jiang, W.*, +, *JSSC Feb. 2020 322-332*
- A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation. *Liu, W.C.*, +, *JSSC March 2020 744-755*
- A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S.*, +, *JSSC May 2020 1374-1385*
- An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*
- The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*
- Cardiology**
- A 0.5-V Sub-10- μ W 15.28-mW/ $\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1° Phase Error. *Kim, K.*, +, *JSSC Aug. 2020 2161-2173*
- Carrier transmission on power lines**
- A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*
- Catheters**
- A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*
- Cellular biophysics**
- The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*

Cellular radio

A Cellular Multiband DTC-Based Digital Polar Transmitter With -153 -dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020 1830-1841*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Channel coding

An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit. *Chun, Y.*, +, *JSSC March 2020 567-579*

Charge injection

An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020 1898-1908*

Charge pump circuits

A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and -256.4 -dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*

A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80 -dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*

A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*

A Dynamically High-Impedance Charge-Pump-Based LDO With Digital-LDO-Like Properties Achieving a Sub-4-fs FoM. *Wang, X.*, +, *JSSC March 2020 719-730*

A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020 87-97*

A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of -256 dB. *Lee, D.*, +, *JSSC June 2020 1542-1552*

Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020 731-743*

Chemical variables measurement

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

Chip scale packaging

A 7-nm 4-GHz Arm^v-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*

Chirp modulation

A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*

Choppers (circuits)

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*

Circuit feedback

A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*

An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020 1337-1350*

Analysis and Design of a 260-MHz RF Bandwidth $+22$ -dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*

Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*

Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X.*, +, *JSSC June 2020 1651-1664*

Circuit noise

Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X.*, +, *JSSC June 2020 1651-1664*

Circuit optimization

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*

A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*

Circuit oscillations

A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z.*, +, *JSSC June 2020 1565-1576*

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M.*, +, *JSSC June 2020 1637-1650*

Circuit stability

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z.*, +, *JSSC June 2020 1565-1576*

A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K.*, +, *JSSC June 2020 1719-1732*

A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z.*, +, *JSSC March 2020 817-825*

Circuit tuning

A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020 1842-1853*

A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS. *Jalili, H.*, +, *JSSC March 2020 547-556*

A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*

A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*

A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M.*, +, *JSSC June 2020 1637-1650*

Clock and data recovery circuits

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020 1077-1085*

A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS. *Kim, D.*, +, *JSSC Aug. 2020 2196-2205*

A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z.*, +, *JSSC Oct. 2020 2734-2746*

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C.*, +, *JSSC Oct. 2020 2831-2841*

Clocks

A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*

A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D.*, +, *JSSC Jan. 2020 167-177*

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*

- A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*
- A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS. *Ramkaj, A.T.*, +, *JSSC June 2020 1553-1564*
- A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*
- A 50-112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS. *Zheng, X.*, +, *JSSC July 2020 1864-1876*
- A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*
- A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques. *Ha, K.*, +, *JSSC Jan. 2020 157-166*
- A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*
- A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System. *Shan, W.*, +, *JSSC March 2020 826-836*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*
- An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020 2259-2269*
- An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020 1946-1959*
- Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS. *Rahman, F.u.*, +, *JSSC Feb. 2020 494-504*
- Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO. *Singh, A.*, +, *JSSC Feb. 2020 478-493*
- Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A.*, +, *JSSC Dec. 2020 3308-3321*
- NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*
- CMOS analog integrated circuits**
- A 20-GHz 1.9-mW LNA Using g_m-Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*
- A 21-dm-OP₁ dB 20.3%-Efficiency -131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*
- A 30-GHz CMOS SOI Outphasing Power Amplifier With Current Mode Combining for High Backoff Efficiency and Constant Envelope Operation. *Ning, K.*, +, *JSSC May 2020 1411-1421*
- A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*
- A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*
- A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*
- A High-Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*
- A Multimode Multi-Efficiency-Peak Digital Power Amplifier. *Yoo, S.*, +, *JSSC Dec. 2020 3322-3334*
- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*
- A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability. *Seo, M.*, +, *JSSC Oct. 2020 2660-2669*
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*
- An Ultra-Low-Noise Swing-Boosted Differential Relaxation Oscillator in 0.18- μ m CMOS. *Lee, J.*, +, *JSSC Sept. 2020 2489-2497*
- Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*
- Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X.*, +, *JSSC June 2020 1651-1664*
- Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*
- Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR. *Thijssen, B.J.*, +, *JSSC July 2020 1785-1795*
- CMOS digital integrated circuits**
- A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing. *Huang, H.*, +, *JSSC Sept. 2020 2478-2488*
- A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration. *Guo, M.*, +, *JSSC March 2020 693-705*
- A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization. *Wang, W.*, +, *JSSC June 2020 1588-1598*
- A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A.*, +, *JSSC Jan. 2020 60-75*
- A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC. *Song, Y.*, +, *JSSC Feb. 2020 312-321*
- A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z.*, +, *JSSC June 2020 1565-1576*
- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*
- A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*
- A 20-32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*
- A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog-Digital Corrections in 28-nm CMOS. *Ramkaj, A.T.*, +, *JSSC June 2020 1553-1564*
- A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*
- A 65-nm 8-to-3-b 1.0-0.36-V 9.1-1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N.*, +, *JSSC Jan. 2020 49-59*
- A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D.*, +, *JSSC Nov. 2020 3051-3063*
- A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*
- A Digital RF Transmitter With Background Nonlinearity Correction. *Babamir, S.*, +, *JSSC June 2020 1502-1515*
- A Pipeline SAR ADC With Second-Order Interstage Gain Error Shaping. *Hsu, C.*, +, *JSSC April 2020 1032-1042*
- A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability. *Seo, M.*, +, *JSSC Oct. 2020 2660-2669*
- A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance. *Maeng, J.*, +, *JSSC June 2020 1624-1636*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*

- A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020* 977-987
- A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. *Hong, C.*, +, *JSSC Aug. 2020* 2285-2294
- An 8-Bit 10-GS/s $16\times$ Interpolation-Based Time-Domain ADC With <1.5 -ps Uncalibrated Quantization Steps. *Zhang, M.*, +, *JSSC Dec. 2020* 3225-3235
- An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020* 2259-2269
- An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020* 1898-1908
- An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M.*, +, *JSSC June 2020* 1637-1650
- An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020* 2691-2702
- An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H.*, +, *JSSC Feb. 2020* 298-311
- An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020* 1946-1959
- Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020* 1187-1198
- CMOS image sensors**
- A 128×128 SPAD Motion-Triggered Time-of-Flight Image Sensor With In-Pixel Histogram and Column-Parallel Vision Processor. *Mattioli Della Rocca, F.*, +, *JSSC July 2020* 1762-1775
- A 32×32 -Pixel CMOS Imager for Quantum Optics With Per-SPAD TDC, 19.48% Fill-Factor in a 44.64- μm Pitch Reaching 1-MHz Observation Rate. *Zarghami, M.*, +, *JSSC Oct. 2020* 2819-2830
- A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray Detector With 16-bit Column-Parallel Continuous-Time Incremental $\Delta\Sigma$ ADCs. *Lee, S.*, +, *JSSC Nov. 2020* 2878-2888
- A 640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation. *Park, I.*, +, *JSSC April 2020* 898-907
- A Fully Dynamic Multi-Mode CMOS Vision Sensor With Mixed-Signal Cooperative Motion Sensing and Object Segmentation for Adaptive Edge Computing. *Zhong, X.*, +, *JSSC June 2020* 1684-1697
- A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y.*, +, *JSSC Nov. 2020* 3112-3121
- A VGA Indirect Time-of-Flight CMOS Image Sensor With 4-Tap 7- μm Global-Shutter Pixel and Fixed-Pattern Phase Noise Self-Compensation. *Keel, M.*, +, *JSSC April 2020* 889-897
- Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D.*, +, *JSSC Nov. 2020* 2849-2865
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020* 3097-3111
- CMOS integrated circuits**
- 112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020* 1077-1085
- 1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020* 1776-1784
- 50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020* 1971-1983
- A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020* 666-679
- A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N -Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020* 2443-2455
- A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. *Lee, J.*, +, *JSSC Aug. 2020* 2186-2195
- A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020* 378-391
- A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS. *Jalili, H.*, +, *JSSC Sept. 2020* 2387-2400
- A 0.5-V Sub-10- μW 15.28-m $\Omega/\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error. *Kim, K.*, +, *JSSC Aug. 2020* 2161-2173
- A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-f_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020* 1665-1683
- A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230 -mW Output Power for Capacitively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020* 756-766
- A 1-nA 4.5-nW 289-ppm/ $^\circ\text{C}$ Current Reference Using Automatic Calibration. *Lee, S.*, +, *JSSC Sept. 2020* 2498-2512
- A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B.*, +, *JSSC May 2020* 1239-1248
- A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020* 615-628
- A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique. *Shen, Y.*, +, *JSSC March 2020* 680-692
- A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N.*, +, *JSSC Feb. 2020* 404-413
- A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling. *Mohamad, S.*, +, *JSSC May 2020* 1351-1360
- A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS. *Kim, D.*, +, *JSSC Aug. 2020* 2196-2205
- A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μs Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020* 3294-3307
- A 12.3- μW 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020* 2756-2770
- A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020* 557-566
- A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020* 3260-3270
- A 13.5-ENOB, 107- μW Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier. *Tang, X.*, +, *JSSC Dec. 2020* 3248-3259
- A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. *Mondal, S.*, +, *JSSC Feb. 2020* 414-425
- A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020* 2771-2780
- A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E.*, +, *JSSC Sept. 2020* 2456-2467
- A 1770- μm^2 Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS. *Tang, Z.*, +, *JSSC March 2020* 781-793
- A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020* 1842-1853
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020* 2174-2185
- A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020* 2247-2258
- A 22-ng/ $\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furubayashi, Y.*, +, *JSSC Sept. 2020* 2539-2552

- A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*
- A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS. *Jalili, H.*, +, *JSSC March 2020 547-556*
- A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*
- A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*
- A 28-W, -102.2-dB THD+N Class-D Amplifier Using a Hybrid ΔΣM-PWM Scheme. *Karmakar, S.*, +, *JSSC Dec. 2020 3146-3156*
- A 32 × 128 SPAD-257 TDC Receiver IC for Pulsed TOF Solid-State 3-D Imaging. *Jahromi, S.*, +, *JSSC July 2020 1960-1970*
- A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z.*, +, *JSSC Oct. 2020 2734-2746*
- A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*
- A 390-GHz Outphasing Transmitter in 28-nm CMOS. *Standaert, A.*, +, *JSSC Oct. 2020 2703-2713*
- A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. *Jin, X.*, +, *JSSC Oct. 2020 2724-2733*
- A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y.*, +, *JSSC July 2020 1807-1818*
- A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*
- A 5.6 μA Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K.*, +, *JSSC Aug. 2020 2151-2160*
- A 50–112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS. *Zheng, X.*, +, *JSSC July 2020 1864-1876*
- A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*
- A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C.*, +, *JSSC Oct. 2020 2831-2841*
- A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and ΣΔ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*
- A 6.5-μW 10-kHz BW 80.4-dB SNDR G_m-C-Based CT ΔΣ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording. *Lee, C.*, +, *JSSC Nov. 2020 2889-2901*
- A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*
- A 64-Channel Transmit Beamformer With ±30-V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*
- A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*
- A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-N Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking. *Santuccioli, A.*, +, *JSSC Dec. 2020 3349-3361*
- A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*
- A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*
- A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*
- A 77-dB-DR 0.65-mW 20-MHz 5th-Order Coupled Source Followers Based Low-Pass Filter. *Xu, Y.*, +, *JSSC Oct. 2020 2810-2818*
- A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*
- A 7 × 7 × 2 mm³ 8.6-μW 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*
- A Batteryless Motion-Adaptive Heartbeat Detection System-on-Chip Powered by Human Body Heat. *Bose, S.*, +, *JSSC Nov. 2020 2902-2913*
- A Batteryless Padless Crystalless 116 μm × 116 μm “Dielet” Near-Field Radio With On-Chip Coil Antenna. *Zhao, B.*, +, *JSSC Feb. 2020 249-260*
- A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System. *Shan, W.*, +, *JSSC March 2020 826-836*
- A BJT-Based Temperature-to-Digital Converter With a ±0.25 °C 3 σ Inaccuracy From -40 °C to +180 °C Using Heater-Assisted Voltage Calibration. *Yousefzadeh, B.*, +, *JSSC Feb. 2020 369-377*
- A Calibration-Free 14-b 0.7-mW 100-MS/s Pipelined-SAR ADC Using a Weighted-Averaging Correlated Level Shifting Technique. *Wang, J.*, +, *JSSC Dec. 2020 3271-3280*
- A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension. *Jie, L.*, +, *JSSC Dec. 2020 3236-3247*
- A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*
- A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution. *Nurmetov, U.*, +, *JSSC April 2020 846-855*
- A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*
- A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*
- A Discrete-Time Audio ΣΔ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques. *Ma, S.*, +, *JSSC Feb. 2020 333-343*
- A Dynamically High-Impedance Charge-Pump-Based LDO With Digital-LDO-Like Properties Achieving a Sub-4-fs FoM. *Wang, X.*, +, *JSSC March 2020 719-730*
- A Fractional-N PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*
- A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*
- A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020 3414-3425*
- A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*
- A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*
- A Hybrid LED Driver With Improved Efficiency. *Gao, Y.*, +, *JSSC Aug. 2020 2129-2139*
- A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*
- A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*
- A Low-Power 70–100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback. *Iotti, L.*, +, *JSSC Aug. 2020 2043-2054*
- A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*

- A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy. *Lee, K.*, +, *JSSC Nov. 2020 2947-2958*
- A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020 3169-3178*
- A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-*LC* Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020 3179-3188*
- A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020 3076-3086*
- A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended *N*-Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*
- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020 805-816*
- A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. *Jia, H.*, +, *JSSC Sept. 2020 2609-2621*
- A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020 1998-2008*
- A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*
- A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI. *AlShammary, H.*, +, *JSSC Feb. 2020 261-271*
- A Resonant Current-Mode Wireless Power and Data Receiver for Loosely Coupled Implantable Devices. *Hong, S.*, *JSSC Dec. 2020 3200-3209*
- A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*
- A Second-Order Purely VCO-Based CT $\Sigma\Delta$ ADC Using a Modified DPLL Structure in 40-nm CMOS. *Zhong, Y.*, +, *JSSC Feb. 2020 356-368*
- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020 98-107*
- A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*
- A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier. *Jiang, W.*, +, *JSSC Feb. 2020 322-332*
- A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation. *Liu, W.C.*, +, *JSSC March 2020 744-755*
- A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S.*, +, *JSSC May 2020 1374-1385*
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*
- A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020 977-987*
- A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*
- A Wearable Real-Time CMOS Dosimeter With Integrated Zero-Bias Floating Gate Sensor and an 861-nW 18-Bit Energy-Resolution Scalable Time-Based Radiation to Digital Converter. *Chatterjee, B.*, +, *JSSC March 2020 650-665*
- A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*
- An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y.*, +, *JSSC Sept. 2020 2468-2477*
- An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y.*, +, *JSSC May 2020 1361-1373*
- An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. *Deng, W.*, +, *JSSC Aug. 2020 2027-2042*
- An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X.*, +, *JSSC Nov. 2020 3064-3075*
- An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit. *Chun, Y.*, +, *JSSC March 2020 567-579*
- An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*
- An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020 1337-1350*
- An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*
- Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*
- Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S.*, +, *JSSC Oct. 2020 2649-2659*
- Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*
- Breaking the Performance Tradeoffs in *N*-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K.*, +, *JSSC Nov. 2020 3009-3023*
- Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things. *Cerqueira, J.P.*, +, *JSSC Aug. 2020 2270-2284*
- Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*
- Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*
- Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS. *Rahman, F.u.*, +, *JSSC Feb. 2020 494-504*
- Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*
- Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*
- Design and Analysis of Enhanced Mixer-First Receivers Achieving 40-dB/decade RF Selectivity. *Krishnamurthy, S.*, +, *JSSC May 2020 1165-1176*
- Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C.*, +, *JSSC Nov. 2020 3024-3035*
- Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*
- Direct 48-/1-V GaN-Based DC-DC Power Converter With Double Step-Down Architecture and Master-Slave AO²T Control. *Yan, D.*, +, *JSSC April 2020 988-998*
- Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020 731-743*

- Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO. *Singh, A., +, JSSC Feb. 2020 478-493*
- High Linearity Transmit Power Mixers Using Baseband Current Feedback. *Praveen, M.V., +, JSSC Feb. 2020 272-281*
- High-Rejection RF Code Domain Receivers for Simultaneous Transmit and Receive Applications. *Hamza, A., +, JSSC July 2020 1909-1921*
- High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E., +, JSSC Aug. 2020 2094-2105*
- Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J., +, JSSC May 2020 1310-1323*
- Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P., +, JSSC Sept. 2020 2513-2528*
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E., +, JSSC Nov. 2020 3097-3111*
- Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit. *Shan, W., +, JSSC March 2020 794-804*
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C., +, JSSC May 2020 1401-1410*
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S., +, JSSC Dec. 2020 3362-3375*
- Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A., +, JSSC Dec. 2020 3308-3321*
- NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J., +, JSSC Dec. 2020 3400-3413*
- Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z., +, JSSC Aug. 2020 2106-2117*
- Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S., +, JSSC Aug. 2020 2011-2026*
- Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, ., +, JSSC Jan. 2020 27-37*
- Stacking Isolated SC Cores for High-Voltage Wide Input Range Monolithic DC-DC Conversion. *De Pelecijn, E., +, JSSC Oct. 2020 2639-2648*
- STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS. *Yuan, Z., +, JSSC Feb. 2020 465-477*
- The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J., +, JSSC Sept. 2020 2567-2582*
- Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M., +, JSSC July 2020 1984-1997*
- Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J., +, JSSC Oct. 2020 2781-2789*
- CMOS logic circuits**
- A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z., +, JSSC Jan. 2020 19-26*
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J., +, JSSC Jan. 2020 76-86*
- A 4900- μm^2 839-Mb/s Side-Channel Attack-Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition. *Kumar, R., +, JSSC April 2020 945-955*
- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D., +, JSSC March 2020 805-816*
- A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z., +, JSSC March 2020 817-825*
- TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W., +, JSSC May 2020 1422-1436*
- CMOS memory circuits**
- A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D., +, JSSC Jan. 2020 167-177*
- A $2 \times 30\text{k}$ -Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. *Takemoto, T., +, JSSC Jan. 2020 145-156*
- A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K., +, JSSC June 2020 1719-1732*
- A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors. *Chiu, Y., +, JSSC Oct. 2020 2790-2801*
- A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage. *Yoon, J.M., +, JSSC Aug. 2020 2219-2227*
- A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J., +, JSSC Jan. 2020 87-97*
- C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. *Jiang, Z., +, JSSC July 2020 1888-1897*
- Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y., +, JSSC April 2020 908-919*
- XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S., +, JSSC June 2020 1733-1743*
- CMOS technology**
- Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C., +, JSSC Jan. 2020 3-5*
- Code division multiple access**
- An 8.2- μW 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y., +, JSSC May 2020 1361-1373*
- Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V., +, JSSC Aug. 2020 2069-2081*
- Coils**
- A Resonant Current-Mode Wireless Power and Data Receiver for Loosely Coupled Implantable Devices. *Hong, S., +, JSSC Dec. 2020 3200-3209*
- Collision avoidance**
- A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N., +, JSSC Jan. 2020 49-59*
- Combinatorial mathematics**
- A $2 \times 30\text{k}$ -Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. *Takemoto, T., +, JSSC Jan. 2020 145-156*
- Comparators (circuits)**
- A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and $>230\text{-mW}$ Output Power for Capacitively Powered Biomedical Implants. *Erfani, R., +, JSSC March 2020 756-766*
- A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique. *Shen, Y., +, JSSC March 2020 680-692*
- A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z., +, JSSC June 2020 1565-1576*
- A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y., +, JSSC July 2020 1807-1818*
- A 640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation. *Park, I., +, JSSC April 2020 898-907*
- A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D., +, JSSC Nov. 2020 3051-3063*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q., +, JSSC Aug. 2020 2082-2093*
- An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X., +, JSSC April 2020 1011-1022*

Compensation

- A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization. *Wang, W.*, +, *JSSC June 2020 1588-1598*
- A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

Computational complexity

- A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*
- A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020 2247-2258*
- An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. *Kadetotad, D.*, +, *JSSC July 2020 1877-1887*

Contact lenses

- A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

Continuous time filters

- Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S.*, +, *JSSC Oct. 2020 2649-2659*

Convex programming

- OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers. *Chang, M.*, +, *JSSC March 2020 629-638*

Convolutional neural nets

- A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A.*, +, *JSSC Jan. 2020 60-75*
- A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020 2247-2258*
- A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors. *Chiu, Y.*, +, *JSSC Oct. 2020 2790-2801*
- A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*
- An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*
- STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS. *Yuan, Z.*, +, *JSSC Feb. 2020 465-477*
- Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation. *Deng, L.*, +, *JSSC Aug. 2020 2228-2246*

Coplanar waveguides

- A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

Copper

- A 1-10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230-mW Output Power for Capacitively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020 756-766*

Copy protection

- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020 98-107*

Correlators

- A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*
- Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*

Counting circuits

- A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*

Crosstalk

- A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*

Cryogenic electronics

- A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*
- A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Cryptography

- A 4900- μm^2 839-Mb/s Side-Channel Attack-Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition. *Kumar, R.*, +, *JSSC April 2020 945-955*
- A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*
- Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO. *Singh, A.*, +, *JSSC Feb. 2020 478-493*
- Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit. *Shan, W.*, +, *JSSC March 2020 794-804*
- Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices. *Miki, T.*, +, *JSSC Oct. 2020 2747-2755*

Crystal oscillators

- A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*
- NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Current limiters

- A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N.*, +, *JSSC Feb. 2020 404-413*

Current-mode circuits

- A 5.6 μA Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K.*, +, *JSSC Aug. 2020 2151-2160*
- Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Current-mode logic

- A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z.*, +, *JSSC Jan. 2020 19-26*

CW radar

- A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μs Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*
- A CMOS 76-81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*
- Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*

D**Data acquisition**

- A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020 2771-2780*

Data communication

- A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

Data compression

An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. *Kadetotad, D.*, +, *JSSC July 2020 1877-1887*

An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H.*, +, *JSSC Feb. 2020 298-311*

Data flow computing

An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*

Data privacy

Privacy Protection NAND Flash System With Flexible Data-Lifetime Control by In-3-D Vertical Cell Processing. *Suzuki, S.*, +, *JSSC Oct. 2020 2802-2809*

DC-DC power converters

A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020 87-97*

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*

Direct 48-/1-V GaN-Based DC–DC Power Converter With Double Step-Down Architecture and Master–Slave AO²T Control. *Yan, D.*, +, *JSSC April 2020 988-998*

Erratum to “A Flying-Inductor Hybrid DC-DC Converter for 1-Cell and 2-Cell Smart-Cable Battery Chargers” [Dec 19 3292-3305]. *Hardy, C.*, +, *JSSC March 2020 837*

Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*

Stacking Isolated SC Cores for High-Voltage Wide Input Range Monolithic DC–DC Conversion. *De Pelecijn, E.*, +, *JSSC Oct. 2020 2639-2648*

Decision feedback equalizers

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020 1077-1085*

A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. *Lee, J.*, +, *JSSC Aug. 2020 2186-2195*

A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D.*, +, *JSSC Jan. 2020 167-177*

A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS. *Kim, D.*, +, *JSSC Aug. 2020 2196-2205*

A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M.*, +, *JSSC Jan. 2020 6-18*

An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020 1946-1959*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Decoding

An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit. *Chun, Y.*, +, *JSSC March 2020 567-579*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Delay circuits

A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020 1577-1587*

Delay lines

A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A.*, +, *JSSC Jan. 2020 60-75*

Delay lock loops

A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D.*, +, *JSSC Jan. 2020 167-177*

A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations. *Chen, T.*, +, *JSSC June 2020 1709-1718*

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*

An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020 2259-2269*

Delays

An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*

Delta modulation

An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H.*, +, *JSSC Feb. 2020 298-311*

Delta-sigma modulation

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020 666-679*

A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive *N*-Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020 2443-2455*

A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020 378-391*

A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization. *Wang, W.*, +, *JSSC June 2020 1588-1598*

A 28-W, –102.2-dB THD+N Class-D Amplifier Using a Hybrid $\Delta\Sigma$ M-PWM Scheme. *Karmakar, S.*, +, *JSSC Dec. 2020 3146-3156*

A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray Detector With 16-bit Column-Parallel Continuous-Time Incremental $\Delta\Sigma$ ADCs. *Lee, S.*, +, *JSSC Nov. 2020 2878-2888*

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

A 6.5- μ W 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization of Artifact-Tolerant Neural Recording. *Lee, C.*, +, *JSSC Nov. 2020 2889-2901*

A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*

A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*

A Digital RF Transmitter With Background Nonlinearity Correction. *Babamir, S.*, +, *JSSC June 2020 1502-1515*

A Discrete-Time Audio $\Sigma\Delta$ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques. *Ma, S.*, +, *JSSC Feb. 2020 333-343*

A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H.*, +, *JSSC March 2020 706-718*

A Second-Order Purely VCO-Based CT $\Sigma\Delta$ ADC Using a Modified DPLL Structure in 40-nm CMOS. *Zhong, Y.*, +, *JSSC Feb. 2020 356-368*

An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X.*, +, *JSSC Nov. 2020 3064-3075*

An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020 1337-1350*

Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S.*, +, *JSSC Oct. 2020 2649-2659*

Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Demodulation

A VGA Indirect Time-of-Flight CMOS Image Sensor With 4-Tap 7- μ m Global-Shutter Pixel and Fixed-Pattern Phase Noise Self-Compensation. *Keel, M.*, +, *JSSC April 2020 889-897*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*

An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y.*, +, *JSSC May 2020 1361-1373*

Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D.*, +, *JSSC Nov. 2020 2849-2865*

Demodulators

A 7 \times 7 \times 2 mm³ 8.6- μ W 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*

Dielectric properties

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Digital arithmetic

A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Digital circuits

Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*

Digital control

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*

A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C.*, +, *JSSC Oct. 2020 2831-2841*

A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020 977-987*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Digital filters

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*

Digital phase locked loops

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4 -dBm Sensitivity and -27 -dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*

A Second-Order Purely VCO-Based CT $\Sigma\Delta$ ADC Using a Modified DPLL Structure in 40-nm CMOS. *Zhong, Y.*, +, *JSSC Feb. 2020 356-368*

Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*

Digital readout

A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E.*, +, *JSSC Sept. 2020 2456-2467*

Digital signal processing chips

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*

A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020 2247-2258*

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y.*, +, *JSSC Jan. 2020 120-132*

An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*

An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H.*, +, *JSSC Feb. 2020 298-311*

Digital-analog conversion

A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallel-gram Routing. *Huang, H.*, +, *JSSC Sept. 2020 2478-2488*

A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renuskawamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*

A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*

A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M.*, +, *JSSC Jan. 2020 6-18*

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D.*, +, *JSSC Nov. 2020 3051-3063*

A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*

A Cellular Multiband DTC-Based Digital Polar Transmitter With -153 -dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020 1830-1841*

A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability. *Seo, M.*, +, *JSSC Oct. 2020 2660-2669*

A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier. *Jiang, W.*, +, *JSSC Feb. 2020 322-332*

A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*

Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Dipole antenna arrays

A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*

Dipole antennas

Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

Direct digital synthesis

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*

Discrete time filters

A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*

Discrete time systems

A Discrete-Time Audio $\Sigma\Delta$ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques. *Ma, S.*, +, *JSSC Feb. 2020 333-343*

Displacement measurement

An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*

Distortion

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B.*, +, *JSSC June 2020 1482-1490*

Distributed amplifiers

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W.*, +, *JSSC Sept. 2020 2336-2344*

Distributed control

An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020 1898-1908*

Distributed processing

A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A.*, +, *JSSC Jan. 2020 60-75*

OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers. *Chang, M.*, +, *JSSC March 2020 629-638*

Diversity reception

A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*

Dividing circuits

A Fractional- N PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*

DNA

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Dosimeters

A Wearable Real-Time CMOS Dosimeter With Integrated Zero-Bias Floating Gate Sensor and an 861-nW 18-Bit Energy-Resolution Scalable Time-Based Radiation to Digital Converter. *Chatterjee, B.*, +, *JSSC March 2020 650-665*

Dosimetry

A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy. *Lee, K.*, +, *JSSC Nov. 2020 2947-2958*

DRAM chips

A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D.*, +, *JSSC Jan. 2020 167-177*

A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques. *Ha, K.*, +, *JSSC Jan. 2020 157-166*

A Capacitor-Coupled Offset-Canceled Sense Amplifier for DRAMs With Reduced Variation of Decision Threshold Voltage. *Yoon, J.M.*, +, *JSSC Aug. 2020 2219-2227*

Driver circuits

A 22-ng/ $\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furubayashi, Y.*, +, *JSSC Sept. 2020 2539-2552*

A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*

A Hybrid LED Driver With Improved Efficiency. *Gao, Y.*, +, *JSSC Aug. 2020 2129-2139*

A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020 3169-3178*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*

An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs. *Keum, N.*, +, *JSSC Nov. 2020 3087-3096*

Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*

Driver information systems

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y.*, +, *JSSC Jan. 2020 120-132*

Drug delivery systems

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

E**Echo suppression**

A 32-Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver With Adaptive Echo Cancellation Techniques. *Fan, Y.*, +, *JSSC Feb. 2020 439-451*

Edge detection

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y.*, +, *JSSC Nov. 2020 3112-3121*

Electric current control

A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation. *Liu, W.C.*, +, *JSSC March 2020 744-755*

Electric fields

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

Electric impedance imaging

A 0.5-V Sub-10- μ W 15.28-m Ω / $\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error. *Kim, K.*, +, *JSSC Aug. 2020 2161-2173*

Electric impedance measurement

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

A 0.5-V Sub-10- μ W 15.28-m Ω / $\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error. *Kim, K.*, +, *JSSC Aug. 2020 2161-2173*

Electric potential

A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

Electric resistance measurement

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*

An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*

Electric sensing devices

A 0.5-V Sub-10- μ W 15.28-m Ω / $\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error. *Kim, K.*, +, *JSSC Aug. 2020 2161-2173*

An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*

Electro-optical modulation

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Electroabsorption

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Electrocardiography

A 12.3- μ W 0.72-mm 2 Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020 2756-2770*

- A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. *Mondal, S.*, +, *JSSC Feb. 2020 414-425*
- A Batteryless Motion-Adaptive Heartbeat Detection System-on-Chip Powered by Human Body Heat. *Bose, S.*, +, *JSSC Nov. 2020 2902-2913*
- A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*
- Electrochemical sensors**
- Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*
- Electroencephalography**
- A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*
- Electromagnetic interference**
- A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E.*, +, *JSSC Sept. 2020 2456-2467*
- Electromagnetic shielding**
- Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices. *Miki, T.*, +, *JSSC Oct. 2020 2747-2755*
- Electromagnetic wave polarization**
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*
- Electronic countermeasures**
- Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit. *Shan, W.*, +, *JSSC March 2020 794-804*
- Electronic engineering computing**
- Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit. *Shan, W.*, +, *JSSC March 2020 794-804*
- Elemental semiconductors**
- 1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*
- A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*
- A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI. *AlShammary, H.*, +, *JSSC Feb. 2020 261-271*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*
- A VGA Indirect Time-of-Flight CMOS Image Sensor With 4-Tap 7- μ m Global-Shutter Pixel and Fixed-Pattern Phase Noise Self-Compensation. *Keel, M.*, +, *JSSC April 2020 889-897*
- An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs. *Keum, N.*, +, *JSSC Nov. 2020 3087-3096*
- Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*
- Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*
- Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices. *Miki, T.*, +, *JSSC Oct. 2020 2747-2755*
- Embedded systems**
- NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*
- Encoding**
- An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020 1946-1959*
- Energy conservation**
- A 1.02-pJ/b 20.83-Gb/s/Wireless Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*
- A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling. *Mohamad, S.*, +, *JSSC May 2020 1351-1360*
- A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z.*, +, *JSSC Jan. 2020 19-26*
- A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*
- A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020 1998-2008*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y.*, +, *JSSC Sept. 2020 2468-2477*
- Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*
- STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS. *Yuan, Z.*, +, *JSSC Feb. 2020 465-477*
- Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*
- Energy consumption**
- A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020 87-97*
- Energy harvesting**
- A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*
- A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*
- A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020 1998-2008*
- A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*
- Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW. *Lin, L.*, +, *JSSC April 2020 967-976*
- Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*
- Entropy**
- A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*
- Equalizers**
- A 1.02-pJ/b 20.83-Gb/s/Wireless Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*
- A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020 557-566*
- A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z.*, +, *JSSC Jan. 2020 19-26*
- A 50–112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS. *Zheng, X.*, +, *JSSC July 2020 1864-1876*
- Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M.*, +, *JSSC July 2020 1935-1945*
- Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*
- Equivalent circuits**
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*

Error correction

A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. *Hong, C., +, JSSC Aug. 2020 2285-2294*

TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W., +, JSSC May 2020 1422-1436*

Error correction codes

An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit. *Chun, Y., +, JSSC March 2020 567-579*

Error detection

A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. *Hong, C., +, JSSC Aug. 2020 2285-2294*

TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W., +, JSSC May 2020 1422-1436*

Error statistics

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y., +, JSSC April 2020 1077-1085*

A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A., +, JSSC April 2020 1108-1123*

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G., +, JSSC Jan. 2020 38-48*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z., +, JSSC Oct. 2020 2734-2746*

A 32-Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver With Adaptive Echo Cancellation Techniques. *Fan, Y., +, JSSC Feb. 2020 439-451*

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N., +, JSSC April 2020 1096-1107*

A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D., +, JSSC March 2020 805-816*

A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z., +, JSSC March 2020 817-825*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D., +, JSSC May 2020 1386-1400*

An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit. *Chun, Y., +, JSSC March 2020 567-579*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M., +, JSSC April 2020 1086-1095*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, ., +, JSSC Jan. 2020 27-37*

F**Fast Fourier transforms**

A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y., +, JSSC Aug. 2020 2247-2258*

A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection. *Peng, G., +, JSSC Feb. 2020 505-519*

Fault diagnosis

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y., +, JSSC Jan. 2020 120-132*

Feedback

A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C., +, JSSC Feb. 2020 378-391*

A 21-dm-OP₁ dB 20.3%-Efficiency –131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J., +, JSSC June 2020 1491-1501*

Feedback amplifiers

A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B., +, JSSC May 2020 1239-1248*

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J., +, JSSC Nov. 2020 2914-2929*

Feedback oscillators

A Dynamically High-Impedance Charge-Pump-Based LDO With Digital-LDO-Like Properties Achieving a Sub-4-fs FoM. *Wang, X., +, JSSC March 2020 719-730*

Feedforward

A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D., +, JSSC Jan. 2020 167-177*

A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization. *Wang, W., +, JSSC June 2020 1588-1598*

A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M., +, JSSC Jan. 2020 6-18*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y., +, JSSC July 2020 1807-1818*

A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/es. *Baert, M., +, JSSC June 2020 1577-1587*

A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I., +, JSSC June 2020 1599-1609*

An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A., +, JSSC July 2020 1946-1959*

Feedforward amplifiers

A 5.6 μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K., +, JSSC Aug. 2020 2151-2160*

Field effect MIMIC

A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS. *Jalili, H., +, JSSC Sept. 2020 2387-2400*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y., +, JSSC May 2020 1249-1269*

A 390-GHz Outphasing Transmitter in 28-nm CMOS. *Standaert, A., +, JSSC Oct. 2020 2703-2713*

A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K., +, JSSC Nov. 2020 2970-2983*

A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P., +, JSSC Feb. 2020 282-297*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X., +, JSSC April 2020 1051-1063*

A Low-Power 70–100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback. *Iotti, L., +, JSSC Aug. 2020 2043-2054*

A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S., +, JSSC Dec. 2020 3335-3348*

An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. *Deng, W.*, +, *JSSC Aug. 2020 2027-2042*

Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*

Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*

Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/ Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*

Field effect MMIC

A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*

A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B.*, +, *JSSC May 2020 1239-1248*

A 21-dm-OP₁ dB 20.3%-Efficiency –131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*

A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of –69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z.*, +, *JSSC Oct. 2020 2734-2746*

A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*

Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*

Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

Field programmable gate arrays

A 1-nA 4.5-nW 289-ppm/°C Current Reference Using Automatic Calibration. *Lee, S.*, +, *JSSC Sept. 2020 2498-2512*

Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y.*, +, *JSSC April 2020 908-919*

FinFETs

Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*

FIR filters

A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M.*, +, *JSSC Jan. 2020 6-18*

A 32-Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver With Adaptive Echo Cancellation Techniques. *Fan, Y.*, +, *JSSC Feb. 2020 439-451*

A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*

Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M.*, +, *JSSC July 2020 1935-1945*

Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S.*, +, *JSSC Oct. 2020 2649-2659*

Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR. *Thijssen, B.J.*, +, *JSSC July 2020 1785-1795*

Fixed point arithmetic

An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*

Flash memories

A 1.33-Tb 4-Bit/Cell 3-D Flash Memory on a 96-Word-Line-Layer Technology. *Shibata, N.*, +, *JSSC Jan. 2020 178-188*

Privacy Protection NAND Flash System With Flexible Data-Lifetime Control by In-3-D Vertical Cell Processing. *Suzuki, S.*, +, *JSSC Oct. 2020 2802-2809*

Flicker noise

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A Discrete-Time Audio $\Sigma\Delta$ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques. *Ma, S.*, +, *JSSC Feb. 2020 333-343*

Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*

Flip-chip devices

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*

Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices. *Miki, T.*, +, *JSSC Oct. 2020 2747-2755*

Flip-flops

A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration. *Guo, M.*, +, *JSSC March 2020 693-705*

A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC. *Song, Y.*, +, *JSSC Feb. 2020 312-321*

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*

A 50–112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS. *Zheng, X.*, +, *JSSC July 2020 1864-1876*

A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D.*, +, *JSSC Nov. 2020 3051-3063*

A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System. *Shan, W.*, +, *JSSC March 2020 826-836*

An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X.*, +, *JSSC April 2020 1011-1022*

TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W.*, +, *JSSC May 2020 1422-1436*

Floating point arithmetic

A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*

A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator. *Park, D.*, +, *JSSC April 2020 933-944*

An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X.*, +, *JSSC April 2020 1011-1022*

FM radar

A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*

A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*

Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*

Forward error correction

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020 1077-1085*

Frequency control

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G., +, JSSC Nov. 2020 2930-2946*

Frequency dividers

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X., +, JSSC April 2020 1051-1063*

Frequency division multiple access

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y., +, JSSC May 2020 1249-1269*

Frequency division multiplexing

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G., +, JSSC Dec. 2020 3387-3399*

Frequency hop communication

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H., +, JSSC Feb. 2020 219-232*

Frequency locked loops

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H., +, JSSC Aug. 2020 2174-2185*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X., +, JSSC April 2020 1051-1063*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D., +, JSSC March 2020 536-546*

Frequency multipliers

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X., +, JSSC April 2020 1051-1063*

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A., +, JSSC March 2020 592-601*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D., +, JSSC March 2020 536-546*

Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W., +, JSSC May 2020 1187-1198*

Frequency response

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J., JSSC March 2020 615-628*

Frequency shift keying

A $7 \times 7 \times 2 \text{ mm}^3$ 8.6- μW 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B., +, JSSC June 2020 1698-1708*

A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H., +, JSSC Sept. 2020 2401-2413*

Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C., +, JSSC Nov. 2020 3024-3035*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J., +, JSSC Oct. 2020 2781-2789*

Frequency synthesizers

A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional- N Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking. *Santuccioli, A., +, JSSC Dec. 2020 3349-3361*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X., +, JSSC April 2020 1051-1063*

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A., +, JSSC March 2020 592-601*

An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. *Deng, W., +, JSSC Aug. 2020 2027-2042*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D., +, JSSC March 2020 536-546*

Frequency-domain analysis

Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X., +, JSSC June 2020 1651-1664*

G**Gain control**

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μm SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y., +, JSSC Sept. 2020 2468-2477*

Gallium compounds

A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M., +, JSSC Dec. 2020 3169-3178*

Direct 48-/1-V GaN-Based DC-DC Power Converter With Double Step-Down Architecture and Master-Slave AO²T Control. *Yan, D., +, JSSC April 2020 988-998*

Ge-Si alloys

3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y., +, JSSC June 2020 1471-1481*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μm SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B., +, JSSC June 2020 1482-1490*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H., +, JSSC Sept. 2020 2597-2608*

Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M., +, JSSC July 2020 1935-1945*

Analysis and Design of a 17-GHz All- npn Push-Pull Class-C VCO. *Veni, S., +, JSSC Sept. 2020 2345-2355*

Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W., +, JSSC Sept. 2020 2336-2344*

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I., +, JSSC Sept. 2020 2356-2370*

General purpose computers

An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T., +, JSSC Aug. 2020 2259-2269*

Gesture recognition

A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J., +, JSSC April 2020 879-888*

Graph theory

A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator. *Park, D., +, JSSC April 2020 933-944*

Graphics processing units

A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator. *Park, D., +, JSSC April 2020 933-944*

An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T., +, JSSC Aug. 2020 2259-2269*

 gyrators

Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A., +, JSSC Dec. 2020 3308-3321*

H

Hafnium compounds

Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y., +, JSSC April 2020 908-919*

Handicapped aids

A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y., +, JSSC Aug. 2020 2247-2258*

Handwriting recognition

A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J., +, JSSC Jan. 2020 108-119*

Harmonic distortion

A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A., +, JSSC Dec. 2020 3210-3224*

A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y., +, JSSC Oct. 2020 2756-2770*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

A 28-W, -102.2-dB THD+N Class-D Amplifier Using a Hybrid $\Delta\Sigma$ -PWM Scheme. *Karmakar, S., +, JSSC Dec. 2020 3146-3156*

A 77-dB-DR 0.65-mW 20-MHz 5th-Order Coupled Source Followers Based Low-Pass Filter. *Xu, Y., +, JSSC Oct. 2020 2810-2818*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M., +, JSSC Sept. 2020 2301-2315*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H., +, JSSC Sept. 2020 2597-2608*

Hearing aids

A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y., +, JSSC Aug. 2020 2247-2258*

Heterojunction bipolar transistors

3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y., +, JSSC June 2020 1471-1481*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M., +, JSSC Sept. 2020 2301-2315*

Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W., +, JSSC Sept. 2020 2336-2344*

Highly Linear High-Power 802.11ac WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I., +, JSSC Sept. 2020 2356-2370*

High electron mobility transistors

300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H., +, JSSC Sept. 2020 2316-2335*

Homodyne detection

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N., +, JSSC April 2020 1096-1107*

Humidity measurement

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H., +, JSSC Aug. 2020 2174-2185*

Humidity sensors

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H., +, JSSC Aug. 2020 2174-2185*

I

IIR filters

A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z., +, JSSC April 2020 977-987*

Image classification

A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J., +, JSSC Jan. 2020 108-119*

A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. *Jia, H., +, JSSC Sept. 2020 2609-2621*

Image coding

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Image color analysis

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Image denoising

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Image filtering

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Image motion analysis

A Fully Dynamic Multi-Mode CMOS Vision Sensor With Mixed-Signal Cooperative Motion Sensing and Object Segmentation for Adaptive Edge Computing. *Zhong, X., +, JSSC June 2020 1684-1697*

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D., +, JSSC Nov. 2020 2849-2865*

Image processing

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y., +, JSSC Jan. 2020 120-132*

Image resolution

A 32×128 SPAD-257 TDC Receiver IC for Pulsed TOF Solid-State 3-D Imaging. *Jahromi, S., +, JSSC July 2020 1960-1970*

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

Image sampling

A 640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation. *Park, I., +, JSSC April 2020 898-907*

Image sensors

A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R., +, JSSC Dec. 2020 3281-3293*

Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S., +, JSSC Sept. 2020 2553-2566*

Impedance matching

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D., +, JSSC May 2020 1386-1400*

Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C., +, JSSC Nov. 2020 3024-3035*

Indium compounds

300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H., +, JSSC Sept. 2020 2316-2335*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M., +, JSSC Sept. 2020 2301-2315*

Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W., +, JSSC Sept. 2020 2336-2344*

Inductance

A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-LC Resonator. *McLaughlin, P.H., +, JSSC Dec. 2020 3179-3188*

Inductive power transmission

A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230-mW Output Power for Capac-

- itively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020* 756-766
- A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020* 999-1010
- A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020* 2401-2413
- A Resonant Current-Mode Wireless Power and Data Receiver for Loosely Coupled Implantable Devices. *Hong, S.*, *JSSC Dec. 2020* 3200-3209
- A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020* 1386-1400
- Inductors**
- A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged- LC Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020* 3179-3188
- A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020* 1998-2008
- Analysis and Design of a Robust, Low-Power, Inductively Coupled LSK Data Link. *Yousefi, A.*, +, *JSSC Sept. 2020* 2583-2596
- Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020* 2513-2528
- Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A.*, +, *JSSC Dec. 2020* 3308-3321
- Industrial property**
- Processor Energy-Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020* 2670-2679
- Inference mechanisms**
- A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J.*, +, *JSSC Jan. 2020* 108-119
- Injection locked oscillators**
- A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D.*, +, *JSSC Jan. 2020* 167-177
- A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020* 1051-1063
- An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020* 536-546
- Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X.*, +, *JSSC June 2020* 1651-1664
- Instrumentation amplifiers**
- A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020* 2771-2780
- An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020* 3036-3050
- Integrated circuit bonding**
- A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020* 1282-1296
- Integrated circuit design**
- A 1.6-GS/s 12.2-mW Seven-/Eight-Way Split Time-Interleaved SAR ADC Achieving 54.2-dB SNDR With Digital Background Timing Mismatch Calibration. *Guo, M.*, +, *JSSC March 2020* 693-705
- A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations. *Chen, T.*, +, *JSSC June 2020* 1709-1718
- A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization. *Wang, W.*, +, *JSSC June 2020* 1588-1598
- A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020* 3260-3270
- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020* 580-591
- A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020* 1297-1309
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020* 2371-2386
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020* 76-86
- A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020* 3281-3293
- A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020* 956-966
- A 7-nm FinFET CMOS PLL With 388-fs Jitter and –80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020* 1043-1050
- A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System. *Shan, W.*, +, *JSSC March 2020* 826-836
- A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension. *Jie, L.*, +, *JSSC Dec. 2020* 3236-3247
- A Cellular Multiband DTC-Based Digital Polar Transmitter With –153-dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020* 1830-1841
- A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution. *Nurmetov, U.*, +, *JSSC April 2020* 846-855
- A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020* 1212-1223
- A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020* 3414-3425
- A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020* 2118-2128
- A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H.*, +, *JSSC March 2020* 706-718
- A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020* 2959-2969
- A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020* 3169-3178
- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020* 805-816
- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020* 98-107
- A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020* 87-97
- A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020* 856-867
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020* 2082-2093
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020* 3157-3168
- A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020* 977-987
- A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. *Hong, C.*, +, *JSSC Aug. 2020* 2285-2294
- An Automotive LiDAR SoC for 240×192 -Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm² Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S.*, +, *JSSC Nov. 2020* 2866-2877

- Analysis and Design of a 17-GHz All-*n*pn Push-Pull Class-C VCO. *Veni, S.*, +, *JSSC Sept. 2020 2345-2355*
- Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*
- Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S.*, +, *JSSC Oct. 2020 2649-2659*
- Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W.*, +, *JSSC Sept. 2020 2336-2344*
- Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*
- Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS. *Rahman, F.u.*, +, *JSSC Feb. 2020 494-504*
- Design and Analysis of Enhanced Mixer-First Receivers Achieving 40-dB/decade RF Selectivity. *Krishnamurthy, S.*, +, *JSSC May 2020 1165-1176*
- Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*
- High Linearity Transmit Power Mixers Using Baseband Current Feedback. *Praveen, M.V.*, +, *JSSC Feb. 2020 272-281*
- High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E.*, +, *JSSC Aug. 2020 2094-2105*
- Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*
- Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR. *Thijssen, B.J.*, +, *JSSC July 2020 1785-1795*
- Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*
- NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*
- Processor Energy-Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020 2670-2679*
- TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W.*, +, *JSSC May 2020 1422-1436*
- Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*
- Integrated circuit interconnections**
- A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*
- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020 805-816*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020 731-743*
- Integrated circuit manufacture**
- A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H.*, +, *JSSC March 2020 706-718*
- An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020 1898-1908*
- TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W.*, +, *JSSC May 2020 1422-1436*
- Integrated circuit metallization**
- Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*
- Integrated circuit modeling**
- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*
- Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X.*, +, *JSSC June 2020 1651-1664*
- Integrated circuit noise**
- A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*
- A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020 1842-1853*
- A 21-dm-OP_{1 dB} 20.3%-Efficiency –131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*
- Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*
- Integrated circuit packaging**
- Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*
- Integrated circuit reliability**
- A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K.*, +, *JSSC June 2020 1719-1732*
- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020 805-816*
- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020 98-107*
- A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z.*, +, *JSSC March 2020 817-825*
- Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*
- Integrated circuit testing**
- A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K.*, +, *JSSC June 2020 1719-1732*
- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020 805-816*
- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020 98-107*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors. *Si, X.*, +, *JSSC Jan. 2020 189-202*
- An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020 1898-1908*
- Breaking the Performance Tradeoffs in N-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K.*, +, *JSSC Nov. 2020 3009-3023*
- Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS. *Rahman, F.u.*, +, *JSSC Feb. 2020 494-504*

Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO. *Singh, A.*, +, *JSSC Feb. 2020 478-493*

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*

Processor Energy–Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020 2670-2679*

Integrated circuits

Guest Editorial 2019 Custom Integrated Circuits Conference. *Sun, N.*, +, *JSSC March 2020 523-524*

Integrated optics

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Integrated optoelectronics

1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

Intelligent robots

A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N.*, +, *JSSC Jan. 2020 49-59*

Intelligent sensors

A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N.*, +, *JSSC Jan. 2020 49-59*

Interference suppression

A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020 3260-3270*

A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*

A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*

A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*

High-Rejection RF Code Domain Receivers for Simultaneous Transmit and Receive Applications. *Hamza, A.*, +, *JSSC July 2020 1909-1921*

Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*

Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*

Intermodulation

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving –96.4-dBm Sensitivity and –27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

Intermodulation distortion

A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and <–70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing. *Huang, H.*, +, *JSSC Sept. 2020 2478-2488*

Internet of Things

A Batteryless Padless Crystalless 116 $\mu\text{m} \times 116 \mu\text{m}$ “Dielet” Near-Field Radio With On-Chip Coil Antenna. *Zhao, B.*, +, *JSSC Feb. 2020 249-260*

A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*

Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things. *Cerqueira, J.P.*, +, *JSSC Aug. 2020 2270-2284*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Interpolation

A 32-Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver With Adaptive Echo Cancellation Techniques. *Fan, Y.*, +, *JSSC Feb. 2020 439-451*

An 8-Bit 10-GS/s 16 \times Interpolation-Based Time-Domain ADC With <1.5-ps Uncalibrated Quantization Steps. *Zhang, M.*, +, *JSSC Dec. 2020 3225-3235*

Intersymbol interference

A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. *Lee, J.*, +, *JSSC Aug. 2020 2186-2195*

A 1.02-pJ/b 20.83-Gb/s/Wire USB Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*

An ISI-Resilient Data Encoding for Equalizer-Free Wireline Communication—Dicode Encoding and Error Correction for 24.2-dB Loss With 2.56 pJ/bit. *Chun, Y.*, +, *JSSC March 2020 567-579*

Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Iterative methods

A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations. *Chen, T.*, +, *JSSC June 2020 1709-1718*

J

Jamming

A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push–Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*

Jitter

A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*

A 1.02-pJ/b 20.83-Gb/s/Wire USB Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*

A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx. *Kim, D.*, +, *JSSC Jan. 2020 167-177*

A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS. *Kim, D.*, +, *JSSC Aug. 2020 2196-2205*

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*

A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. *Jin, X.*, +, *JSSC Oct. 2020 2724-2733*

A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog–Digital Corrections in 28-nm CMOS. *Ramkaj, A.T.*, +, *JSSC June 2020 1553-1564*

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-*N* Bang–Bang PLL With Digital Frequency-Error Recovery for Fast Locking. *Santiccioli, A.*, +, *JSSC Dec. 2020 3349-3361*

A 7-nm FinFET CMOS PLL With 388-fs Jitter and –80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*

- A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*
- A Fractional-N PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*
- A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*
- A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of -256 dB. *Lee, D.*, +, *JSSC June 2020 1542-1552*
- An Ultra-Low-Noise Swing-Boosted Differential Relaxation Oscillator in 0.18- μ m CMOS. *Lee, J.*, +, *JSSC Sept. 2020 2489-2497*
- Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*
- Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R.*, +, *JSSC Sept. 2020 2429-2442*

L

LC circuits

- A 28-W, -102.2-dB THD+N Class-D Amplifier Using a Hybrid $\Delta\Sigma$ -PWM Scheme. *Karmakar, S.*, +, *JSSC Dec. 2020 3146-3156*
- A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-LC Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020 3179-3188*
- A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Leakage currents

- A 0.3 lx-1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020 378-391*

Learning (artificial intelligence)

- A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*
- A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*
- An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020 2259-2269*
- An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*
- Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y.*, +, *JSSC April 2020 908-919*
- Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit. *Shan, W.*, +, *JSSC March 2020 794-804*
- Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation. *Deng, L.*, +, *JSSC Aug. 2020 2228-2246*

Least mean squares methods

- A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. *Lee, J.*, +, *JSSC Aug. 2020 2186-2195*

Life testing

- A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K.*, +, *JSSC June 2020 1719-1732*

Light emitting diodes

- A Hybrid LED Driver With Improved Efficiency. *Gao, Y.*, +, *JSSC Aug. 2020 2129-2139*

Linear antenna arrays

- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*

Linearization techniques

- A 6.5- μ W 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording. *Lee, C.*, +, *JSSC Nov. 2020 2889-2901*

Lithium compounds

- A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications. *Abdulslam, A.*, +, *JSSC March 2020 767-780*

Load regulation

- A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020 3076-3086*
- Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020 731-743*

Location based services

- A 6.5-8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

Logic circuits

- XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020 1733-1743*

Logic design

- A 12.5-MHz Bandwidth 77-dB SNDR SAR-Assisted Noise Shaping Pipeline ADC. *Song, Y.*, +, *JSSC Feb. 2020 312-321*
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*
- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020 98-107*
- A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z.*, +, *JSSC March 2020 817-825*
- An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X.*, +, *JSSC April 2020 1011-1022*

Logic gates

- A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020 805-816*
- A Self-Regulated and Reconfigurable CMOS Physically Unclonable Function Featuring Zero-Overhead Stabilization. *Li, D.*, +, *JSSC Jan. 2020 98-107*
- A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z.*, +, *JSSC March 2020 817-825*
- An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X.*, +, *JSSC April 2020 1011-1022*
- XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020 1733-1743*

Long Term Evolution

- A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*
- High Linearity Transmit Power Mixers Using Baseband Current Feedback. *Praveen, M.V.*, +, *JSSC Feb. 2020 272-281*

Loop antennas

- A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

Low noise amplifiers

- A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4-dBm Sensitivity and -27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*
- A 1.7-dB Minimum NF, 22-32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B.*, +, *JSSC May 2020 1239-1248*
- A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*

- A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*
- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push–Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*
- Breaking the Performance Tradeoffs in N-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K.*, +, *JSSC Nov. 2020 3009-3023*
- High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E.*, +, *JSSC Aug. 2020 2094-2105*
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*
- Low-pass filters**
- A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020 2756-2770*
- A 28-W, –102.2-dB THD+N Class-D Amplifier Using a Hybrid $\Delta\Sigma$ -PWM Scheme. *Karmakar, S.*, +, *JSSC Dec. 2020 3146-3156*
- A 77-dB-DR 0.65-mW 20-MHz 5th-Order Coupled Source Followers Based Low-Pass Filter. *Xu, Y.*, +, *JSSC Oct. 2020 2810-2818*
- Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*
- Low-power electronics**
- 3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y.*, +, *JSSC June 2020 1471-1481*
- A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020 666-679*
- A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and <–70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing. *Huang, H.*, +, *JSSC Sept. 2020 2478-2488*
- A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm. *Zimmer, B.*, +, *JSSC April 2020 920-932*
- A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving –96.4-dBm Sensitivity and –27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*
- A 0.5-V Sub-10- μ W 15.28-m $\Omega/\sqrt{\text{Hz}}$ Bio-Impedance Sensor IC With Sub-1 $^\circ$ Phase Error. *Kim, K.*, +, *JSSC Aug. 2020 2161-2173*
- A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*
- A 1-nA 4.5-nW 289-ppm/ $^\circ\text{C}$ Current Reference Using Automatic Calibration. *Lee, S.*, +, *JSSC Sept. 2020 2498-2512*
- A 1.02-pJ/b 20.83-Gb/s/Wire USB Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A.*, +, *JSSC April 2020 1108-1123*
- A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B.*, +, *JSSC May 2020 1239-1248*
- A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*
- A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N.*, +, *JSSC Feb. 2020 404-413*
- A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling. *Mohamad, S.*, +, *JSSC May 2020 1351-1360*
- A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*
- A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A.*, +, *JSSC Jan. 2020 60-75*
- A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020 2756-2770*
- A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z.*, +, *JSSC Jan. 2020 19-26*
- A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. *Mondal, S.*, +, *JSSC Feb. 2020 414-425*
- A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020 2771-2780*
- A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E.*, +, *JSSC Sept. 2020 2456-2467*
- A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*
- A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*
- A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*
- A 22-ng/ $\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furubayashi, Y.*, +, *JSSC Sept. 2020 2539-2552*
- A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of –69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*
- A 5-GS/s 158.6-mW 9.4-ENOB Passive-Sampling Time-Interleaved Three-Stage Pipelined-SAR ADC With Analog–Digital Corrections in 28-nm CMOS. *Rankaj, A.T.*, +, *JSSC June 2020 1553-1564*
- A 6.5- μ W 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording. *Lee, C.*, +, *JSSC Nov. 2020 2889-2901*
- A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset Calibration. *Li, D.*, +, *JSSC Nov. 2020 3051-3063*
- A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*
- A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM With Various High-Speed and Low-Power Techniques. *Ha, K.*, +, *JSSC Jan. 2020 157-166*
- A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*
- A $7 \times 7 \times 2$ mm³ 8.6- μ W 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*
- A Calibration-Free 14-b 0.7-mW 100-MS/s Pipelined-SAR ADC Using a Weighted-Averaging Correlated Level Shifting Technique. *Wang, J.*, +, *JSSC Dec. 2020 3271-3280*
- A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension. *Jie, L.*, +, *JSSC Dec. 2020 3236-3247*
- A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution. *Nurmetov, U.*, +, *JSSC April 2020 846-855*
- A Continuous-Time Zoom ADC for Low-Power Audio Applications. *Gonen, B.*, +, *JSSC April 2020 1023-1031*
- A Dynamically High-Impedance Charge-Pump-Based LDO With Digital-LDO-Like Properties Achieving a Sub-4-fs FoM. *Wang, X.*, +, *JSSC March 2020 719-730*
- A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*
- A Fully Dynamic Multi-Mode CMOS Vision Sensor With Mixed-Signal Cooperative Motion Sensing and Object Segmentation for Adaptive Edge Computing. *Zhong, X.*, +, *JSSC June 2020 1684-1697*
- A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*
- A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*

- A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*
- A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*
- A Low-Power 70–100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback. *Iotti, L.*, +, *JSSC Aug. 2020 2043-2054*
- A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*
- A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020 87-97*
- A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors. *Si, X.*, +, *JSSC Jan. 2020 189-202*
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*
- A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. *Hong, C.*, +, *JSSC Aug. 2020 2285-2294*
- A Wearable Real-Time CMOS Dosimeter With Integrated Zero-Bias Floating Gate Sensor and an 861-nW 18-Bit Energy-Resolution Scalable Time-Based Radiation to Digital Converter. *Chatterjee, B.*, +, *JSSC March 2020 650-665*
- A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*
- An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y.*, +, *JSSC Sept. 2020 2468-2477*
- An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y.*, +, *JSSC May 2020 1361-1373*
- An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020 1898-1908*
- An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X.*, +, *JSSC April 2020 1011-1022*
- An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X.*, +, *JSSC Nov. 2020 3064-3075*
- An iPWM Line-Coding-Based Wireline Transceiver With Clock-Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020 1946-1959*
- An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*
- An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020 1337-1350*
- An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*
- Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*
- Analysis and Design of a Robust, Low-Power, Inductively Coupled LSK Data Link. *Yousefi, A.*, +, *JSSC Sept. 2020 2583-2596*
- Breaking the Performance Tradeoffs in N-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K.*, +, *JSSC Nov. 2020 3009-3023*
- Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things. *Cerqueira, J.P.*, +, *JSSC Aug. 2020 2270-2284*
- Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS. *Rahman, F.u.*, +, *JSSC Feb. 2020 494-504*
- Design and Analysis of Enhanced Mixer-First Receivers Achieving 40-dB/decade RF Selectivity. *Krishnamurthy, S.*, +, *JSSC May 2020 1165-1176*
- Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C.*, +, *JSSC Nov. 2020 3024-3035*
- Embedded 1-Mb ReRAM-Based Computing-in-Memory Macro With Multibit Input and Weight for CNN-Based AI Edge Processors. *Xue, C.*, +, *JSSC Jan. 2020 203-215*
- High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E.*, +, *JSSC Aug. 2020 2094-2105*
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*
- Low-Power Highly Selective Channel Filtering Using a Transconductor-Capacitor Analog FIR. *Thijssen, B.J.*, +, *JSSC July 2020 1785-1795*
- Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S.*, +, *JSSC Sept. 2020 2553-2566*
- Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*
- NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*
- Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*
- TG-SPP: A One-Transmission-Gate Short-Path Padding for Wide-Voltage-Range Resilient Circuits in 28-nm CMOS. *Shan, W.*, +, *JSSC May 2020 1422-1436*
- Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*
- Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*
- XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020 1733-1743*

M

Matched filters

- A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*
- Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*

Mathematics computing

- OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers. *Chang, M.*, +, *JSSC March 2020 629-638*

Matrix algebra

- A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

Matrix multiplication

- A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator. *Park, D.*, +, *JSSC April 2020 933-944*
- C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. *Jiang, Z.*, +, *JSSC July 2020 1888-1897*

Maximum power point trackers

- A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*

Mean square error methods

A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*

Measurement systems

An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*

Medical computing

A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*

Medical disorders

A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Medical signal detection

A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*

Medical signal processing

A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*

A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. *Mondal, S.*, +, *JSSC Feb. 2020 414-425*

A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020 2771-2780*

A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P.*, +, *JSSC July 2020 1749-1761*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Meetings

Guest Editorial 2019 Custom Integrated Circuits Conference. *Sun, N.*, +, *JSSC March 2020 523-524*

Guest Editorial Special Section on the 45th IEEE European Solid-State Circuits Conference (ESSCIRC). *Breems, L.J.*, +, *JSSC July 2020 1747-1748*

Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*

Introduction to the Special Issue on the 2019 Symposium on VLSI Circuits. *Takeuchi, K.*, +, *JSSC April 2020 843-845*

Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC). *Mohseni, P.*, +, *JSSC Nov. 2020 2847-2848*

Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC). *Blaauw, D.*, +, *JSSC Dec. 2020 3127-3130*

Introduction to the Special Issue on the 2019 Asian Solid-State Circuits Conference (A-SSCC). *Kawasumi, A.*, +, *JSSC Oct. 2020 2627-2628*

Introduction to the Special Section on the 2019 IEEE BCICTS Conference. *Wang, H.*, *JSSC Sept. 2020 2299-2300*

Introduction to the Special Section on the 2019 RFIC Symposium. *Xu, H.*, *JSSC May 2020 1127*

Memory

Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*

Micro-optics

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Microcontrollers

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D. *Kondo, H.*, +, *JSSC Jan. 2020 133-144*

A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator. *Park, D.*, +, *JSSC April 2020 933-944*

A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020 977-987*

An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020 1898-1908*

Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW. *Lin, L.*, +, *JSSC April 2020 967-976*

Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*

Processor Energy–Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020 2670-2679*

Microelectrodes

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*

Micromachining

Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

Microphone arrays

An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*

Microphones

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*

Microprocessor chips

A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection. *Peng, G.*, +, *JSSC Feb. 2020 505-519*

A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*

A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N.*, +, *JSSC Jan. 2020 49-59*

A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*

A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator. *Park, D.*, +, *JSSC April 2020 933-944*

A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. *Jia, H.*, +, *JSSC Sept. 2020 2609-2621*

A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020 87-97*

A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. *Hong, C.*, +, *JSSC Aug. 2020 2285-2294*

An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*

Computationally Enabled Minimum Total Energy Tracking for a Performance Regulated Sub-Threshold Microprocessor in 65-nm CMOS. *Rahman, F.u.*, +, *JSSC Feb. 2020 494-504*

Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020 731-743*

Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y.*, +, *JSSC April 2020 908-919*

Processor Energy-Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020 2670-2679*

STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS. *Yuan, Z.*, +, *JSSC Feb. 2020 465-477*

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Girardo, J.S.P.*, +, *JSSC April 2020 868-878*

Microsensors

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ELAnsary, M.*, +, *JSSC July 2020 1971-1983*

A 22-ng/ $\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furubayashi, Y.*, +, *JSSC Sept. 2020 2539-2552*

A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

A Feedforward Noise Reduction Technique in Capacitive MEMS Accelerometer Analog Front-End for Ultra-Low-Power IoT Applications. *Akita, I.*, +, *JSSC June 2020 1599-1609*

Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*

Microwave amplifiers

A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A.*, +, *JSSC Dec. 2020 3210-3224*

A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*

A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

Microwave antenna arrays

Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

Microwave antennas

A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

Microwave circulators

A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A.*, +, *JSSC Dec. 2020 3308-3321*

Microwave detectors

A 22.3-nW, 4.55 cm² Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Microwave filters

A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*

Microwave generation

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*

Microwave imaging

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

Microwave integrated circuits

A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*

A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on $1/f$ Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020 1842-1853*

A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*

An 8-Bit 10-GS/s $16\times$ Interpolation-Based Time-Domain ADC With <1.5 -ps Uncalibrated Quantization Steps. *Zhang, M.*, +, *JSSC Dec. 2020 3225-3235*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*

Analysis and Design of a 17-GHz All-*nnp* Push-Pull Class-C VCO. *Veni, S.*, +, *JSSC Sept. 2020 2345-2355*

Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H.*, +, *JSSC April 2020 1064-1076*

Microwave measurement

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Microwave mixers

A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*

Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

Microwave oscillators

A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*

A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on $1/f$ Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020 1842-1853*

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*

Analysis and Design of a 17-GHz All-*nnp* Push-Pull Class-C VCO. *Veni, S.*, +, *JSSC Sept. 2020 2345-2355*

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Microwave photonics

A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS. *Jalili, H.*, +, *JSSC Sept. 2020 2387-2400*

Microwave power amplifiers

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B.*, +, *JSSC June 2020 1482-1490*

Microwave receivers

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

Microwave resonators

A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*

Microwave switches

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*

Millimeter wave antenna arrays

A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*

A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*

A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*

Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*

Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*

Millimeter wave antennas

Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*

Millimeter wave bipolar transistors

3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y.*, +, *JSSC June 2020 1471-1481*

Millimeter wave communication

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*

Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*

Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*

Millimeter wave couplers

A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

Millimeter wave frequency converters

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*

Millimeter wave imaging

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

Millimeter wave integrated circuits

A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS. *Jalili, H.*, +, *JSSC March 2020 547-556*

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*

Millimeter wave mixers

300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H.*, +, *JSSC Sept. 2020 2316-2335*

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*

A Low-Power 70–100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback. *Iotti, L.*, +, *JSSC Aug. 2020 2043-2054*

Millimeter wave oscillators

A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS. *Jalili, H.*, +, *JSSC March 2020 547-556*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*

A Low-Power 70–100-GHz Mixer-First RX Leveraging Frequency-Translational Feedback. *Iotti, L.*, +, *JSSC Aug. 2020 2043-2054*

An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. *Deng, W.*, +, *JSSC Aug. 2020 2027-2042*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*

Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*

Millimeter wave phase shifters

3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y.*, +, *JSSC June 2020 1471-1481*

300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H.*, +, *JSSC Sept. 2020 2316-2335*

A 30-GHz CMOS SOI Outphasing Power Amplifier With Current Mode Combining for High Backoff Efficiency and Constant Envelope Operation. *Ning, K.*, +, *JSSC May 2020 1411-1421*

A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*

A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*

A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*

Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*

Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*

Millimeter wave radar

A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*

Millimeter wave receivers

- A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*

Millimeter wave resonators

- A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

MIMIC

- A 30-GHz CMOS SOI Outphasing Power Amplifier With Current Mode Combining for High Backoff Efficiency and Constant Envelope Operation. *Ning, K.*, +, *JSSC May 2020 1411-1421*
- Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*

MIMO communication

- A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection. *Peng, G.*, +, *JSSC Feb. 2020 505-519*
- A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*
- A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas. *Lu, X.*, +, *JSSC June 2020 1455-1470*
- Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*
- Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*
- Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*
- Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*

MIMO radar

- A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*

Minimization

- OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers. *Chang, M.*, +, *JSSC March 2020 629-638*

Mixed analog digital integrated circuits

- A Fully Dynamic Multi-Mode CMOS Vision Sensor With Mixed-Signal Cooperative Motion Sensing and Object Segmentation for Adaptive Edge Computing. *Zhong, X.*, +, *JSSC June 2020 1684-1697*
- C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. *Jiang, Z.*, +, *JSSC July 2020 1888-1897*
- XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020 1733-1743*

Mixers (circuits)

- A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*

Breaking the Performance Tradeoffs in N-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K.*, +, *JSSC Nov. 2020 3009-3023*

Design and Analysis of Enhanced Mixer-First Receivers Achieving 40-dB/decade RF Selectivity. *Krishnamurthy, S.*, +, *JSSC May 2020 1165-1176*

Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*

MMIC

- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*
- A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

MMIC amplifiers

- A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B.*, +, *JSSC May 2020 1239-1248*
- Baseband to 140-GHz SiGe HBT and 100-GHz InP DHBT Broadband Triple-Stacked Distributed Amplifiers With Active Bias Terminations. *Kobayashi, K.W.*, +, *JSSC Sept. 2020 2336-2344*

MMIC mixers

- Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*

MMIC oscillators

- A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. *Jin, X.*, +, *JSSC Oct. 2020 2724-2733*

MMIC power amplifiers

- A 21-dm-OP_{1 dB} 20.3%-Efficiency –131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*
- A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*
- Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*

Mobile computing

- A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J.*, +, *JSSC Jan. 2020 108-119*
- Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*

Mobile radio

- A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*
- Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things. *Cerqueira, J.P.*, +, *JSSC Aug. 2020 2270-2284*

Mobile robots

- A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N.*, +, *JSSC Jan. 2020 49-59*

Modal analysis

- Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Modulation

- Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D.*, +, *JSSC Nov. 2020 2849-2865*

Modulators

- A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N-Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020 2443-2455*

- A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q., +, JSSC May 2020 1282-1296*
- A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H., +, JSSC March 2020 706-718*
- A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G., +, JSSC Dec. 2020 3387-3399*
- An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H., +, JSSC Feb. 2020 298-311*
- Molecular biophysics**
- Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L., +, JSSC March 2020 639-649*
- Monopole antenna arrays**
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C., +, JSSC May 2020 1401-1410*
- MOS integrated circuits**
- A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A., +, JSSC April 2020 1108-1123*
- MOSFET**
- A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A., +, JSSC Dec. 2020 3210-3224*
- A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulser for Catheter-Based Ultrasound Probes. *Tan, M., +, JSSC July 2020 1796-1806*
- High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E., +, JSSC Aug. 2020 2094-2105*
- MOSFET circuits**
- 112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y., +, JSSC April 2020 1077-1085*
- A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M., +, JSSC Jan. 2020 6-18*
- A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80 -dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C., +, JSSC April 2020 1043-1050*
- A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G., +, JSSC Nov. 2020 2930-2946*
- Motion measurement**
- Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D., +, JSSC Nov. 2020 2849-2865*
- Multi-robot systems**
- A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N., +, JSSC Jan. 2020 49-59*
- Multichip modules**
- A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm. *Zimmer, B., +, JSSC April 2020 920-932*
- A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A., +, JSSC April 2020 1108-1123*
- A 2×30 k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. *Takemoto, T., +, JSSC Jan. 2020 145-156*
- Multilayer perceptrons**
- Tianjie: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation. *Deng, L., +, JSSC Aug. 2020 2228-2246*
- Multiplexing**
- A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M., +, JSSC Sept. 2020 2301-2315*
- Analysis and Design of a Robust, Low-Power, Inductively Coupled LSK Data Link. *Yousefi, A., +, JSSC Sept. 2020 2583-2596*
- Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J., +, JSSC Oct. 2020 2781-2789*
- Multiplexing equipment**
- A 50–112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS. *Zheng, X., +, JSSC July 2020 1864-1876*
- A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M., +, JSSC Sept. 2020 2301-2315*
- Multiplying circuits**
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J., +, JSSC Jan. 2020 76-86*
- Multiprocessing systems**
- A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y., +, JSSC Jan. 2020 120-132*
- A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix–Matrix Multiplication Accelerator. *Park, D., +, JSSC April 2020 933-944*
- OPTIMO: A 65-nm 279-GOPS/W 16-b Programmable Spatial-Array Processor with On-Chip Network for Solving Distributed Optimizations via the Alternating Direction Method of Multipliers. *Chang, M., +, JSSC March 2020 629-638*
- Muscles**
- A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230 -mW Output Power for Capacitively Powered Biomedical Implants. *Erfani, R., +, JSSC March 2020 756-766*
- N
- NAND circuits**
- Privacy Protection NAND Flash System With Flexible Data-Lifetime Control by In-3-D Vertical Cell Processing. *Suzuki, S., +, JSSC Oct. 2020 2802-2809*
- Nanogenerators**
- A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I., +, JSSC May 2020 1324-1336*
- Nanowires**
- A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C., +, JSSC Feb. 2020 378-391*
- Near-field communication**
- A Batteryless Padless Crystalless $116 \mu\text{m} \times 116 \mu\text{m}$ “Dielet” Near-Field Radio With On-Chip Coil Antenna. *Zhao, B., +, JSSC Feb. 2020 249-260*
- Network routing**
- A 1.02-pJ/b 20.83-Gb/s/Wire USR Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A., +, JSSC April 2020 1108-1123*
- Network synthesis**
- 3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y., +, JSSC June 2020 1471-1481*
- Network-on-chip**
- A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm. *Zimmer, B., +, JSSC April 2020 920-932*
- Neural chips**
- A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm. *Zimmer, B., +, JSSC April 2020 920-932*
- A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A., +, JSSC Jan. 2020 60-75*
- A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J., +, JSSC Jan. 2020 108-119*
- A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors. *Si, X., +, JSSC Jan. 2020 189-202*
- Embedded 1-Mb ReRAM-Based Computing-in-Memory Macro With Multibit Input and Weight for CNN-Based AI Edge Processors. *Xue, C., +, JSSC Jan. 2020 203-215*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M., +, JSSC July 2020 1984-1997*

XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S., +, JSSC June 2020 1733-1743*

Neural networks

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y., +, JSSC Jan. 2020 120-132*

An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T., +, JSSC Aug. 2020 2259-2269*

C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. *Jiang, Z., +, JSSC July 2020 1888-1897*

Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y., +, JSSC April 2020 908-919*

Neurophysiology

A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *Uehlin, J.P., +, JSSC July 2020 1749-1761*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J., +, JSSC Sept. 2020 2567-2582*

Newton-Raphson method

A Digital RF Transmitter With Background Nonlinearity Correction. *Babamir, S., +, JSSC June 2020 1502-1515*

Nonlinear distortion

A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M., +, JSSC June 2020 1577-1587*

Notebook computers

A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K., +, JSSC Nov. 2020 3076-3086*

Nuclear electronics

Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E., +, JSSC Nov. 2020 3097-3111*

O

Object detection

A Fully Dynamic Multi-Mode CMOS Vision Sensor With Mixed-Signal Cooperative Motion Sensing and Object Segmentation for Adaptive Edge Computing. *Zhong, X., +, JSSC June 2020 1684-1697*

A Low-Power VGA Vision Sensor With Embedded Event Detection for Outdoor Edge Applications. *Zou, Y., +, JSSC Nov. 2020 3112-3121*

OFDM modulation

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B., +, JSSC June 2020 1482-1490*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y., +, JSSC May 2020 1249-1269*

A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A., +, JSSC Dec. 2020 3414-3425*

A Multimode Multi-Efficiency-Peak Digital Power Amplifier. *Yoo, S., +, JSSC Dec. 2020 3322-3334*

Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S., +, JSSC Aug. 2020 2011-2026*

Operational amplifiers

1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W., +, JSSC July 2020 1776-1784*

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M., +, JSSC July 2020 1971-1983*

A 0.3 lx–1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C., +, JSSC Feb. 2020 378-391*

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving –96.4-dBm Sensitivity and –27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M., +, JSSC Dec. 2020 3376-3386*

A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N., +, JSSC Feb. 2020 404-413*

A 102.2-dB, 181.1-dB FoM Extended Counting Analog-to-Digital Converter With Capacitor Scaling. *Mohamad, S., +, JSSC May 2020 1351-1360*

A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y., +, JSSC Oct. 2020 2756-2770*

A 13.9-nA ECG Amplifier Achieving 0.86/0.99 NEF/PEF Using AC-Coupled OTA-Stacking. *Mondal, S., +, JSSC Feb. 2020 414-425*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G., +, JSSC Aug. 2020 2206-2218*

A 77-dB-DR 0.65-mW 20-MHz 5th-Order Coupled Source Followers Based Low-Pass Filter. *Xu, Y., +, JSSC Oct. 2020 2810-2818*

A Calibration-Free 14-b 0.7-mW 100-MS/s Pipelined-SAR ADC Using a Weighted-Averaging Correlated Level Shifting Technique. *Wang, J., +, JSSC Dec. 2020 3271-3280*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended *N*-Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G., +, JSSC Dec. 2020 3387-3399*

A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E., +, JSSC Dec. 2020 3157-3168*

An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y., +, JSSC Sept. 2020 2468-2477*

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M., +, JSSC June 2020 1637-1650*

An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X., +, JSSC Nov. 2020 3064-3075*

Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G., +, JSSC July 2020 1819-1829*

Breaking the Performance Tradeoffs in *N*-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K., +, JSSC Nov. 2020 3009-3023*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M., +, JSSC April 2020 1086-1095*

Design Techniques for High-Resolution Continuous-Time Delta-Sigma Converters With Low In-Band Noise Spectral Density. *Theertham, R., +, JSSC Sept. 2020 2429-2442*

High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E., +, JSSC Aug. 2020 2094-2105*

Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S., +, JSSC Sept. 2020 2553-2566*

The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J., +, JSSC Sept. 2020 2567-2582*

Optical communication equipment

Analog IQ FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M., +, JSSC July 2020 1935-1945*

Optical design techniques

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H., +, JSSC Feb. 2020 392-403*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M., +, JSSC April 2020 1086-1095*

Optical fabrication

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H., +, JSSC Feb. 2020 392-403*

Optical fiber communication

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

Optical interconnections

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Optical links

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M.*, +, *JSSC July 2020 1935-1945*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Optical modulation

A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020 557-566*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G.*, +, *JSSC Aug. 2020 2206-2218*

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Optical noise

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Optical polymers

Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S.*, +, *JSSC Sept. 2020 2553-2566*

Optical radar

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

An Automotive LiDAR SoC for 240 \times 192-Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm² Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S.*, +, *JSSC Nov. 2020 2866-2877*

Optical receivers

1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G.*, +, *JSSC Aug. 2020 2206-2218*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Optical resonators

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Optical sensors

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*

Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*

Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D.*, +, *JSSC Nov. 2020 2849-2865*

Optical transceivers

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Optical transmitters

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*

Optical tuning

A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020 557-566*

Optimization

A 2 \times 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. *Takemoto, T.*, +, *JSSC Jan. 2020 145-156*

Analysis and Design of a 17-GHz All-*n*pn Push-Pull Class-C VCO. *Veni, S.*, +, *JSSC Sept. 2020 2345-2355*

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*

Organic compounds

A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

Organic light emitting diodes

An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs. *Keum, N.*, +, *JSSC Nov. 2020 3087-3096*

Orthogonal codes

An 8.2- μ W 0.14-mm² 16-Channel CDMA-Like Capacitance-to-Digital Converter. *Luo, Y.*, +, *JSSC May 2020 1361-1373*

Oscillators

A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS. *Kim, D.*, +, *JSSC Aug. 2020 2196-2205*

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*

A 1770- μ m² Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS. *Tang, Z.*, +, *JSSC March 2020 781-793*

A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y.*, +, *JSSC July 2020 1807-1818*

A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C.*, +, *JSSC Oct. 2020 2831-2841*

A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*

A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

A Wide-Range Variation-Resilient Physically Unclonable Function in 28 nm. *Liang, Z.*, +, *JSSC March 2020 817-825*

P

Parallel architectures

An Energy-Efficient Deep Convolutional Neural Network Training Accelerator for *In Situ* Personalization on Smart Devices. *Choi, S.*, +, *JSSC Oct. 2020 2691-2702*

Catena: A Near-Threshold, Sub-0.4-mW, 16-Core Programmable Spatial Array Accelerator for the Ultralow-Power Mobile and Embedded Internet of Things. *Cerqueira, J.P.*, +, *JSSC Aug. 2020 2270-2284*

Parallel processing

A 7-nm 4-GHz Arm[®]-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*

Partial differential equations

A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations. *Chen, T.*, +, *JSSC June 2020 1709-1718*

Passive filters

A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive *N*-Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020 2443-2455*

An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020 1337-1350*

Passive networks

A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate *N*-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*

Passive optical networks

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G.*, +, *JSSC Aug. 2020 2206-2218*

Patient monitoring

A Batteryless Motion-Adaptive Heartbeat Detection System-on-Chip Powered by Human Body Heat. *Bose, S.*, +, *JSSC Nov. 2020 2902-2913*

Peripheral interfaces

Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*

Permittivity

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

Phantoms

A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*

Phase coding

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

Phase control

A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C.*, +, *JSSC Oct. 2020 2831-2841*

A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*

Phase detectors

A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020 666-679*

A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*

A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z.*, +, *JSSC Oct. 2020 2734-2746*

A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C.*, +, *JSSC Oct. 2020 2831-2841*

A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of –256 dB. *Lee, D.*, +, *JSSC June 2020 1542-1552*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*

Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*

Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*

Phase locked loops

A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020 666-679*

A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020 1665-1683*

A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z.*, +, *JSSC Oct. 2020 2734-2746*

A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. *Jin, X.*, +, *JSSC Oct. 2020 2724-2733*

A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional-*N* Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking. *Santiccioli, A.*, +, *JSSC Dec. 2020 3349-3361*

A 7-nm FinFET CMOS PLL With 388-fs Jitter and –80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*

A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*

A Cellular Multiband DTC-Based Digital Polar Transmitter With –153-dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020 1830-1841*

A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*

A Fractional-*N* PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*

A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*

A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of –256 dB. *Lee, D.*, +, *JSSC June 2020 1542-1552*

An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020 2259-2269*

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*

Phase modulation

A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020 426-438*

A Cellular Multiband DTC-Based Digital Polar Transmitter With –153-dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020 1830-1841*

A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*

A High-*Q* Resonant Inductive Link Transmitter Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

Phase noise

A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS. *Jalili, H.*, +, *JSSC Sept. 2020 2387-2400*

- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020 580-591*
- A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on $1/f$ Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020 1842-1853*
- A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS. *Jalili, H.*, +, *JSSC March 2020 547-556*
- A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. *Jin, X.*, +, *JSSC Oct. 2020 2724-2733*
- A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80 -dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*
- A Cellular Multiband DTC-Based Digital Polar Transmitter With -153 -dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020 1830-1841*
- A Fractional- N PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*
- A Fully Integrated 0.27-THz Injection-Locked Frequency Synthesizer With Frequency-Tracking Loop in 65-nm CMOS. *Liu, X.*, +, *JSSC April 2020 1051-1063*
- A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*
- A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving a FoM of -256 dB. *Lee, D.*, +, *JSSC June 2020 1542-1552*
- A VGA Indirect Time-of-Flight CMOS Image Sensor With 4-Tap $7\text{-}\mu\text{m}$ Global-Shutter Pixel and Fixed-Pattern Phase Noise Self-Compensation. *Keel, M.*, +, *JSSC April 2020 889-897*
- An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. *Deng, W.*, +, *JSSC Aug. 2020 2027-2042*
- An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*
- An Ultra-Low-Noise Swing-Boosted Differential Relaxation Oscillator in $0.18\text{-}\mu\text{m}$ CMOS. *Lee, J.*, +, *JSSC Sept. 2020 2489-2497*
- Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*
- Design and Analysis of a Microwave-Optical Dual Modality Biomolecular Sensing Platform. *Zhang, L.*, +, *JSSC March 2020 639-649*
- Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X.*, +, *JSSC June 2020 1651-1664*
- Phase shift keying**
- A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*
- Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H.*, +, *JSSC April 2020 1064-1076*
- Phase shifters**
- A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*
- Phased array radar**
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*
- Photodetectors**
- 1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*
- A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in $0.25\text{-}\mu\text{m}$ SiGe:C BiCMOS. *Coudyzer, G.*, +, *JSSC Aug. 2020 2206-2218*
- Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*
- Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D.*, +, *JSSC Nov. 2020 2849-2865*
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*
- Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S.*, +, *JSSC Sept. 2020 2553-2566*
- Photodiodes**
- 1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*
- Indirect Time-of-Flight CMOS Image Sensor With On-Chip Background Light Cancelling and Pseudo-Four-Tap/Two-Tap Hybrid Imaging for Motion Artifact Suppression. *Kim, D.*, +, *JSSC Nov. 2020 2849-2865*
- Photomultipliers**
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*
- Photon counting**
- A 32×128 SPAD-257 TDC Receiver IC for Pulsed TOF Solid-State 3-D Imaging. *Jahromi, S.*, +, *JSSC July 2020 1960-1970*
- Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*
- Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*
- Photoplethysmography**
- A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*
- Photovoltaic power systems**
- A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020 1998-2008*
- Piezoelectric transducers**
- A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*
- A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*
- Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*
- Pipeline processing**
- An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020 2259-2269*
- Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation. *Deng, L.*, +, *JSSC Aug. 2020 2228-2246*
- Plates (structures)**
- A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230 -mW Output Power for Capacitively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020 756-766*
- Platinum**
- The Design of a CMOS Nanoelectrode Array With 4096 Current-Clamp/Voltage-Clamp Amplifiers for Intracellular Recording/Stimulation of Mammalian Neurons. *Abbott, J.*, +, *JSSC Sept. 2020 2567-2582*
- Plethysmography**
- A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*
- Potassium**
- 50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

Power amplifiers

A 21-dm-OP₁ dB 20.3%-Efficiency -131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended *N*-Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*

Power aware computing

A 0.32–128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator With Ground-Referenced Signaling in 16 nm. *Zimmer, B.*, +, *JSSC April 2020 920-932*

A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback. *Park, J.*, +, *JSSC Jan. 2020 108-119*

An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture. *Jia, T.*, +, *JSSC Aug. 2020 2259-2269*

Processor Energy–Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020 2670-2679*

STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS. *Yuan, Z.*, +, *JSSC Feb. 2020 465-477*

Power capacitors

A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*

A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications. *Abdulslam, A.*, +, *JSSC March 2020 767-780*

Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*

Power combiners

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B.*, +, *JSSC June 2020 1482-1490*

A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*

A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*

Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*

Power consumption

A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and <-70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing. *Huang, H.*, +, *JSSC Sept. 2020 2478-2488*

A 1-nA 4.5-nW 289-ppm/°C Current Reference Using Automatic Calibration. *Lee, S.*, +, *JSSC Sept. 2020 2498-2512*

A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020 557-566*

A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D. *Kondo, H.*, +, *JSSC Jan. 2020 133-144*

A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10-μW Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*

Power control

Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO. *Singh, A.*, +, *JSSC Feb. 2020 478-493*

Power conversion

A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230-mW Output Power for Capacitively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020 756-766*

Power converters

A Batteryless Motion-Adaptive Heartbeat Detection System-on-Chip Powered by Human Body Heat. *Bose, S.*, +, *JSSC Nov. 2020 2902-2913*

A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020 3169-3178*

A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications. *Abdulslam, A.*, +, *JSSC March 2020 767-780*

A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation. *Liu, W.C.*, +, *JSSC March 2020 744-755*

Power dividers

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B.*, +, *JSSC June 2020 1482-1490*

Power factor

A Hybrid LED Driver With Improved Efficiency. *Gao, Y.*, +, *JSSC Aug. 2020 2129-2139*

Power inductors

A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

Power integrated circuits

A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020 3169-3178*

Stacking Isolated SC Cores for High-Voltage Wide Input Range Monolithic DC–DC Conversion. *De Pelecijn, E.*, +, *JSSC Oct. 2020 2639-2648*

Power MOSFET

A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications. *Abdulslam, A.*, +, *JSSC March 2020 767-780*

Power semiconductor switches

Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*

Power supply circuits

A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N.*, +, *JSSC Feb. 2020 404-413*

A 245-mA Digitally Assisted Dual-Loop Low-Dropout Regulator. *Zhou, D.*, +, *JSSC Aug. 2020 2140-2150*

A 5.6 μA Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K.*, +, *JSSC Aug. 2020 2151-2160*

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M.*, +, *JSSC June 2020 1637-1650*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Power transformers

Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*

Power transistors

A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D. *Kondo, H.*, +, *JSSC Jan. 2020 133-144*

A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*

A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

Preamplifiers

An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier. *Tang, X.*, +, *JSSC April 2020 1011-1022*

Pressure sensors

A 12.3- μ W 0.72-mm² Fully Integrated Front-End IC for Arterial Pulse Waveform and ExG Recording. *Hsu, Y.*, +, *JSSC Oct. 2020 2756-2770*

Principal component analysis

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Printed circuits

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

Prosthetic power supplies

A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and >230-mW Output Power for Capacitively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020 756-766*

A Resonant Current-Mode Wireless Power and Data Receiver for Loosely Coupled Implantable Devices. *Hong, S.*, *JSSC Dec. 2020 3200-3209*

Prosthetics

A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S.*, +, *JSSC May 2020 1374-1385*

Proton beams

A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy. *Lee, K.*, +, *JSSC Nov. 2020 2947-2958*

Pulse amplitude modulation

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020 1077-1085*

A 12.8-Gbaud ADC-Based Wireline Receiver With Embedded IIR Equalizer. *Nam, J.*, +, *JSSC March 2020 557-566*

A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z.*, +, *JSSC Jan. 2020 19-26*

A 243-mW 1.25–56-Gb/s Continuous Range PAM-4 42.5-dB IL ADC/DAC-Based Transceiver in 7-nm FinFET. *Pisati, M.*, +, *JSSC Jan. 2020 6-18*

A 25Gbaud PAM-4 Linear Burst-Mode Receiver With Analog Gain- and Offset Control in 0.25 μ m SiGe:C BiCMOS. *Coudyzer, G.*, +, *JSSC Aug. 2020 2206-2218*

A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z.*, +, *JSSC Oct. 2020 2734-2746*

A 50–112-Gb/s PAM-4 Transmitter With a Fractional-Spaced FFE in 65-nm CMOS. *Zheng, X.*, +, *JSSC July 2020 1864-1876*

A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Pulse compression

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

Pulse frequency modulation

A Three-Level Boost Converter With Full-Range Auto-Capacitor-Compensation Pulse Frequency Modulation. *Liu, W.C.*, +, *JSSC March 2020 744-755*

Pulse generators

A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*

Pulse position modulation

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

Pulse transformers

Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*

Pulse width modulation

A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H.*, +, *JSSC March 2020 706-718*

An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020 1946-1959*

Erratum to “A Flying-Inductor Hybrid DC-DC Converter for 1-Cell and 2-Cell Smart-Cable Battery Chargers” [Dec 19 3292-3305]. *Hardy, C.*, +, *JSSC March 2020 837*

PWM rectifiers

A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*

Q

Q factor

A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*

Quadrature amplitude modulation

A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*

A 21-dm-OP₁ dB 20.3%-Efficiency –131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*

A 24.5–43.5-GHz Ultra-Compact CMOS Receiver Front End With Calibration-Free Instantaneous Full-Band Image Rejection for Multiband 5G Massive MIMO. *Huang, M.*, +, *JSSC May 2020 1177-1186*

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B.*, +, *JSSC June 2020 1482-1490*

A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*

A 30-GHz CMOS SOI Outphasing Power Amplifier With Current Mode Combining for High Backoff Efficiency and Constant Envelope Operation. *Ning, K.*, +, *JSSC May 2020 1411-1421*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

A 390-GHz Outphasing Transmitter in 28-nm CMOS. *Standaert, A.*, +, *JSSC Oct. 2020 2703-2713*

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*

A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*

A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020 3414-3425*

A Multimode Multi-Efficiency-Peak Digital Power Amplifier. *Yoo, S.*, +, *JSSC Dec. 2020 3322-3334*

A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*

Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M.*, +, *JSSC July 2020 1935-1945*

Analysis of a 28-nm CMOS Fast-Lock Bang-Bang Digital PLL With 220-fs RMS Jitter for Millimeter-Wave Communication. *Tsai, C.*, +, *JSSC July 2020 1854-1863*

Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*

Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H.*, +, *JSSC April 2020 1064-1076*

Quadrature phase shift keying

A Beyond-1-Tb/s Coherent Optical Transmitter Front-End Based on 110-GHz-Bandwidth 2:1 Analog Multiplexer in 250-nm InP DHBT. *Nagatani, M.*, +, *JSSC Sept. 2020 2301-2315*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

A High- Q Resonant Inductive Link Transmit Driver With Adaptive-Predictive Phase-Continuous Tuning and Deviation Frequency Calibration for Enhanced FSK/PSK Modulation and Power Transfer. *Kennedy, H.*, +, *JSSC Sept. 2020 2401-2413*

A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*

Quantization (signal)

A 100-MHz BW 72.6-dB-SNDR CT $\Delta\Sigma$ Modulator Utilizing Preliminary Sampling and Quantization. *Wang, W.*, +, *JSSC June 2020 1588-1598*

A $22\text{-ng}/\sqrt{\text{Hz}}$ 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise-Reduction Techniques. *Furubayashi, Y.*, +, *JSSC Sept. 2020 2539-2552*

A $6.5\text{-}\mu\text{W}$ 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording. *Lee, C.*, +, *JSSC Nov. 2020 2889-2901*

A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance. *Qi, L.*, +, *JSSC Feb. 2020 344-355*

A Fractional- N PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*

A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H.*, +, *JSSC March 2020 706-718*

An 8-Bit 10-GS/s $16\times$ Interpolation-Based Time-Domain ADC With <1.5 -ps Uncalibrated Quantization Steps. *Zhang, M.*, +, *JSSC Dec. 2020 3225-3235*

An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H.*, +, *JSSC Feb. 2020 298-311*

An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Quantum computing

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*

A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Quantum entanglement

A 32×32 -Pixel CMOS Imager for Quantum Optics With Per-SPAD TDC, 19.48% Fill-Factor in a $44.64\text{-}\mu\text{m}$ Pitch Reaching 1-MHz Observation Rate. *Zarghami, M.*, +, *JSSC Oct. 2020 2819-2830*

Quantum optics

A 32×32 -Pixel CMOS Imager for Quantum Optics With Per-SPAD TDC, 19.48% Fill-Factor in a $44.64\text{-}\mu\text{m}$ Pitch Reaching 1-MHz Observation Rate. *Zarghami, M.*, +, *JSSC Oct. 2020 2819-2830*

R

Radar computing

A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*

Radar detection

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

Radar imaging

A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*

Radar receivers

A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*

Radar resolution

An Automotive LiDAR SoC for 240×192 -Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm^2 Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S.*, +, *JSSC Nov. 2020 2866-2877*

Radar signal processing

A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*

Radar transmitters

A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T.*, +, *JSSC Feb. 2020 233-248*
Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*

Radiation therapy

A Millimeter-Scale Single Charged Particle Dosimeter for Cancer Radiotherapy. *Lee, K.*, +, *JSSC Nov. 2020 2947-2958*

Radio links

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*

Radio receivers

A 0.1-pJ/b/dB 1.62-to-10.8-Gb/s Video Interface Receiver With Jointly Adaptive CTLE and DFE Using Biased Data-Level Reference. *Lee, J.*, +, *JSSC Aug. 2020 2186-2195*

A 12-Gb/s 10-ns Turn-On Time Rapid ON/OFF Baud-Rate DFE Receiver in 65-nm CMOS. *Kim, D.*, +, *JSSC Aug. 2020 2196-2205*

A 22.3-nW, 4.55 cm^2 Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz. *Jiang, H.*, +, *JSSC June 2020 1530-1541*

A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*

A $7\times 7\times 2\text{ mm}^3$ $8.6\text{-}\mu\text{W}$ 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S.*, +, *JSSC May 2020 1374-1385*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*

Analysis and Design of a 260-MHz RF Bandwidth +22-dBm OOB-IIP3 Mixer-First Receiver With Third-Order Current-Mode Filtering TIA. *Pini, G.*, +, *JSSC July 2020 1819-1829*

Breaking the Performance Tradeoffs in N-Path Mixer-First Receivers Using a Second-Order Baseband Noise-Canceling TIA. *Sharma, P.K.*, +, *JSSC Nov. 2020 3009-3023*

Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*

Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*

Design and Analysis of Enhanced Mixer-First Receivers Achieving 40-dB/decade RF Selectivity. *Krishnamurthy, S.*, +, *JSSC May 2020 1165-1176*

High-Rejection RF Code Domain Receivers for Simultaneous Transmit and Receive Applications. *Hamza, A.*, +, *JSSC July 2020 1909-1921*

Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*

Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H.*, +, *JSSC April 2020 1064-1076*

Radio transceivers

112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE for Long-Reach Channels. *Krupnik, Y.*, +, *JSSC April 2020 1077-1085*

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4-dBm Sensitivity and -27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A 32-Gb/s Simultaneous Bidirectional Source-Synchronous Transceiver With Adaptive Echo Cancellation Techniques. *Fan, Y.*, +, *JSSC Feb. 2020 439-451*

A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS. *Wang, Y.*, +, *JSSC May 2020 1249-1269*

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*

A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*

A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*

A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push-Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*

An 802.11ba-Based Wake-Up Radio Receiver With Wi-Fi Transceiver Integration. *Liu, R.*, +, *JSSC May 2020 1151-1164*

An Energy-Efficient 10-Gb/s CMOS Millimeter-Wave Transceiver With Direct-Modulation Digital Transmitter and I/Q Phase-Coupled Frequency Synthesizer. *Deng, W.*, +, *JSSC Aug. 2020 2027-2042*

An iPWM Line-Coding-Based Wireline Transceiver With Clock-Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A.*, +, *JSSC July 2020 1946-1959*

Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas. *Lu, X.*, +, *JSSC June 2020 1455-1470*

Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Transmitters and Antennas. *Chappidi, C.R.*, +, *JSSC June 2020 1441-1454*

Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C.*, +, *JSSC Nov. 2020 3024-3035*

Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*

Radio transmitters

A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*

A 21-dm-OP_{1dB} 20.3%-Efficiency -131.8-dBm/Hz-Noise X-Band Cartesian Error Feedback Transmitter With Fully Integrated Power Amplifier in 65-nm CMOS. *Li, J.*, +, *JSSC June 2020 1491-1501*

A 390-GHz Outphasing Transmitter in 28-nm CMOS. *Standaert, A.*, +, *JSSC Oct. 2020 2703-2713*

A $7 \times 7 \times 2$ mm³ 8.6- μ W 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

A Cellular Multiband DTC-Based Digital Polar Transmitter With -153-dBc/Hz Noise in 14-nm FinFET. *Madoglio, P.*, +, *JSSC July 2020 1830-1841*

A CMOS Two-Element 170-GHz Fundamental-Frequency Transmitter With Direct RF-8PSK Modulation. *Nazari, P.*, +, *JSSC Feb. 2020 282-297*

A Digital RF Transmitter With Background Nonlinearity Correction. *Babamir, S.*, +, *JSSC June 2020 1502-1515*

A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020 3414-3425*

A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N-Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*

A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

Radiofrequency amplifiers

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4-dBm Sensitivity and -27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

A Variable-Gain Low-Noise Simpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*

Radiofrequency identification

A Batteryless Padless Crystalless 116 μ m \times 116 μ m “Dielet” Near-Field Radio With On-Chip Coil Antenna. *Zhao, B.*, +, *JSSC Feb. 2020 249-260*

Radiofrequency integrated circuits

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4-dBm Sensitivity and -27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

Introduction to the Special Section on the 2019 RFIC Symposium. *Xu, H.*, *JSSC May 2020 1127*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Radiofrequency interference

A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*

Integrated Self-Adaptive and Power-Scalable Wideband Interference Cancellation for Full-Duplex MIMO Wireless. *Cao, Y.*, +, *JSSC Nov. 2020 2984-2996*

Radiofrequency power transmission

A Batteryless Padless Crystalless $116 \mu\text{m} \times 116 \mu\text{m}$ "Dielet" Near-Field Radio With On-Chip Coil Antenna. *Zhao, B.*, +, *JSSC Feb. 2020 249-260*

A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S.*, +, *JSSC May 2020 1374-1385*

Radiotelemetry

A Smart Contact Lens Controller IC Supporting Dual-Mode Telemetry With Wireless-Powered Backscattering LSK and EM-Radiated RF Transmission Using a Single-Loop Antenna. *Jeon, C.*, +, *JSSC April 2020 856-867*

Random noise

A 640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation. *Park, I.*, +, *JSSC April 2020 898-907*

Random number generation

A 373-F^2 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K.*, +, *JSSC June 2020 1719-1732*

A Physical Unclonable Function With Bit Error Rate $< 2.3 \times 10^{-8}$ Based on Contact Formation Probability Without Error Correction Code. *Jeon, D.*, +, *JSSC March 2020 805-816*

A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*

RC circuits

A Low-Noise Frequency Synthesizer Using Multiphase Generation and Combining Techniques. *Khashaba, A.*, +, *JSSC March 2020 592-601*

An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X.*, +, *JSSC Nov. 2020 3064-3075*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*

Readout electronics

A 0.025-mm^2 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020 666-679*

A $0.3 \text{ lx} \text{--} 1.4 \text{ Mlx}$ Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020 378-391*

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A 15-Channel Orthogonal Code Chopping Instrumentation Amplifier for Area-Efficient, Low-Mismatch Bio-Signal Acquisition. *Park, J.H.*, +, *JSSC Oct. 2020 2771-2780*

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

A 640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation. *Park, I.*, +, *JSSC April 2020 898-907*

A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications. *Ruffino, A.*, +, *JSSC May 2020 1224-1238*

Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*

Large-Area, Fast-Gated Digital SiPM With Integrated TDC for Portable and Wearable Time-Domain NIRS. *Conca, E.*, +, *JSSC Nov. 2020 3097-3111*

Receivers

A 161-mW 56-Gb/s ADC-Based Discrete Multitone Wireline Receiver Data-Path in 14-nm FinFET. *Kim, G.*, +, *JSSC Jan. 2020 38-48*

Receiving antennas

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

Antenna Preprocessing and Element-Pattern Shaping for Multi-Band mmWave Arrays: Multi-Port Receivers and Antennas. *Lu, X.*, +, *JSSC June 2020 1455-1470*

Rectifiers

A 1–10-MHz Frequency-Aware CMOS Active Rectifier With Dual-Loop Adaptive Delay Compensation and $>230\text{-mW}$ Output Power for Capacitively Powered Biomedical Implants. *Erfani, R.*, +, *JSSC March 2020 756-766*

A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs. *Angelov, P.*, +, *JSSC Aug. 2020 2118-2128*

A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*

A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*

A Wireless Power and Data Transfer Receiver Achieving 75.4% Effective Power Conversion Efficiency and Supporting 0.1% Modulation Depth for ASK Demodulation. *Ye, D.*, +, *JSSC May 2020 1386-1400*

Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*

Rectifying circuits

A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*

Recurrent neural networks

A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*

An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. *Kadetotad, D.*, +, *JSSC July 2020 1877-1887*

Tianjic: A Unified and Scalable Chip Bridging Spike-Based and Continuous Neural Computation. *Deng, L.*, +, *JSSC Aug. 2020 2228-2246*

Reduced instruction set computing

A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. *Jia, H.*, +, *JSSC Sept. 2020 2609-2621*

Reference circuits

A 1-nA 4.5-nW 289-ppm/ $^{\circ}\text{C}$ Current Reference Using Automatic Calibration. *Lee, S.*, +, *JSSC Sept. 2020 2498-2512*

Relaxation oscillators

An Ultra-Low-Noise Swing-Boosted Differential Relaxation Oscillator in $0.18\text{-}\mu\text{m}$ CMOS. *Lee, J.*, +, *JSSC Sept. 2020 2489-2497*

Relay networks (telecommunication)

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

Resistive RAM

Embedded 1-Mb ReRAM-Based Computing-in-Memory Macro With Multibit Input and Weight for CNN-Based AI Edge Processors. *Xue, C.*, +, *JSSC Jan. 2020 203-215*

Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y.*, +, *JSSC April 2020 908-919*

Resistors

High-Value Tunable Pseudo-Resistors Design. *Guglielmi, E.*, +, *JSSC Aug. 2020 2094-2105*

Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S.*, +, *JSSC Sept. 2020 2553-2566*

Resonant power converters

A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S.*, +, *JSSC May 2020 1374-1385*

Resonator filters

A 0.032-mm^2 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N -Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020 2443-2455*

Resonators

A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-*LC* Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020 3179-3188*

Road vehicle radar

A 4-GS/s 80-dB DR Current-Domain Analog Frontend for Phase-Coded Pulse-Compression Direct Time-of-Flight Automotive Lidar. *Kashmiri, M.*, +, *JSSC Dec. 2020 3131-3145*

An Automotive LiDAR SoC for 240×192 -Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm² Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S.*, +, *JSSC Nov. 2020 2866-2877*

S**S-parameters**

Analog I/Q FIR Filter in 55-nm SiGe BiCMOS for 16-QAM Optical Communications at 112 Gb/s. *Verplaetse, M.*, +, *JSSC July 2020 1935-1945*

Sample and hold circuits

A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A.*, +, *JSSC Dec. 2020 3210-3224*

A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020 3260-3270*

A 7-nm FinFET CMOS PLL With 388-fs Jitter and -80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control. *Ko, C.*, +, *JSSC April 2020 1043-1050*

Design and Analysis of a Sample-and-Hold CMOS Electrochemical Sensor for Aptamer-Based Therapeutic Drug Monitoring. *Chien, J.*, +, *JSSC Nov. 2020 2914-2929*

Satellite communication

A 20-GHz 1.9-mW LNA Using g_m -Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications. *Zhang, J.*, +, *JSSC Oct. 2020 2714-2723*

Satellite navigation

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Schottky diodes

1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*

Secondary cells

A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications. *Abdulslam, A.*, +, *JSSC March 2020 767-780*

Security of data

A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*

Semiconductor materials

3.2-mW Ultra-Low-Power 173–207-GHz Amplifier With 130-nm SiGe HBTs Operating in Saturation. *Zhang, Y.*, +, *JSSC June 2020 1471-1481*

A 28 GHz Single-Input Linear Chireix (SILC) Power Amplifier in 130 nm SiGe Technology. *Rabet, B.*, +, *JSSC June 2020 1482-1490*

Semiconductor process modeling

A 12-b 18-GS/s RF Sampling ADC With an Integrated Wideband Track-and-Hold Amplifier and Background Calibration. *Ali, A.M.A.*, +, *JSSC Dec. 2020 3210-3224*

Semiconductor storage

A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing. *Sayal, A.*, +, *JSSC Jan. 2020 60-75*

Sensor arrays

Combined In-Pixel Linear and Single-Photon Avalanche Diode Operation With Integrated Biasing for Wide-Dynamic-Range Optical Sensing. *Ouh, H.*, +, *JSSC Feb. 2020 392-403*

Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaeigh, S.*, +, *JSSC Sept. 2020 2553-2566*

Sensors

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020 999-1010*

A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution. *Nurmetov, U.*, +, *JSSC April 2020 846-855*

Shift registers

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M.*, +, *JSSC June 2020 1637-1650*

Sigma-delta modulation

A Cascaded Noise-Shaping SAR Architecture for Robust Order Extension. *Jie, L.*, +, *JSSC Dec. 2020 3236-3247*

A Fractional-*N* PLL With Space-Time Averaging for Quantization Noise Reduction. *Zhang, Y.*, +, *JSSC March 2020 602-614*

Signal conditioning circuits

An Auto-Calibrated Resistive Measurement System With Low Noise Instrumentation ASIC. *Ahmad, M.*, +, *JSSC Nov. 2020 3036-3050*

Signal detection

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

Signal generators

A 20–32-GHz Quadrature Digital Transmitter Using Synthesized Impedance Variation Compensation. *Qian, H.J.*, +, *JSSC May 2020 1297-1309*

A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons. *Van Dijk, J.P.G.*, +, *JSSC Nov. 2020 2930-2946*

Signal processing

Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020 2069-2081*

Signal resolution

An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*

Signal sampling

A 1.8-GHz Near-Field Dielectric Plethysmography Heart-Rate Sensor With Time-Based Edge Sampling. *Chien, J.*, *JSSC March 2020 615-628*

A 13-bit 0.005-mm² 40-MS/s SAR ADC With kT/C Noise Cancellation. *Liu, J.*, +, *JSSC Dec. 2020 3260-3270*

A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J.*, +, *JSSC April 2020 879-888*

An Event-Driven Quasi-Level-Crossing Delta Modulator Based on Residue Quantization. *Wang, H.*, +, *JSSC Feb. 2020 298-311*

An Ultra-Low-Power Polarity-Coincidence Feedback Time-Delay-to-Digital Converter for Sound-Source Localization. *de Godoy, D.*, +, *JSSC June 2020 1610-1623*

Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H.*, +, *JSSC April 2020 1064-1076*

Silicon

1310/1550 nm Optical Receivers With Schottky Photodiode in Bulk CMOS. *Diels, W.*, +, *JSSC July 2020 1776-1784*

A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*

A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*

A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI. *AlShammary, H.*, +, *JSSC Feb. 2020 261-271*

- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*
- A VGA Indirect Time-of-Flight CMOS Image Sensor With 4-Tap 7- μm Global-Shutter Pixel and Fixed-Pattern Phase Noise Self-Compensation. *Keel, M.*, +, *JSSC April 2020 889-897*
- An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs. *Keum, N.*, +, *JSSC Nov. 2020 3087-3096*
- Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET. *Raj, M.*, +, *JSSC April 2020 1086-1095*
- Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*
- Liquid Silicon: A Nonvolatile Fully Programmable Processing-in-Memory Processor With Monolithically Integrated ReRAM. *Zha, Y.*, +, *JSSC April 2020 908-919*
- Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices. *Miki, T.*, +, *JSSC Oct. 2020 2747-2755*
- Silicon-on-insulator**
- A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving -96.4-dBm Sensitivity and -27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*
- A 1.7-dB Minimum NF, 22–32-GHz Low-Noise Feedback Amplifier With Multistage Noise Matching in 22-nm FD-SOI CMOS. *Cui, B.*, +, *JSSC May 2020 1239-1248*
- A 30-GHz CMOS SOI Outphasing Power Amplifier With Current Mode Combining for High Backoff Efficiency and Constant Envelope Operation. *Ning, K.*, +, *JSSC May 2020 1411-1421*
- A 50-Gb/s PAM4 Si-Photonic Transmitter With Digital-Assisted Distributed Driver and Integrated CDR in 40-nm CMOS. *Liao, Q.*, +, *JSSC May 2020 1282-1296*
- A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*
- A Coupler-Based Differential mm-Wave Doherty Power Amplifier With Impedance Inverting and Scaling Baluns. *Nguyen, H.T.*, +, *JSSC May 2020 1212-1223*
- A Dual-Polarization Silicon-Photonic Coherent Transmitter Supporting 552 Gb/s/wavelength. *Ahmed, A.H.*, +, *JSSC Sept. 2020 2597-2608*
- A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*
- A Laser-Forwarded Coherent Transceiver in 45-nm SOI CMOS Using Monolithic Microring Resonators. *Mehta, N.*, +, *JSSC April 2020 1096-1107*
- A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020 3076-3086*
- A Reconfigurable Hybrid Series/Parallel Doherty Power Amplifier With Antenna VSWR Resilient Performance for MIMO Arrays. *Mannem, N.S.*, +, *JSSC Dec. 2020 3335-3348*
- A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI. *AlShammary, H.*, +, *JSSC Feb. 2020 261-271*
- A Time-Interleaved SAR ADC With Bypass-Based Opportunistic Adaptive Calibration. *Fan, Q.*, +, *JSSC Aug. 2020 2082-2093*
- An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020 536-546*
- Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020 731-743*
- High-Rejection RF Code Domain Receivers for Simultaneous Transmit and Receive Applications. *Hamza, A.*, +, *JSSC July 2020 1909-1921*
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*
- Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*
- Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A.*, +, *JSSC Dec. 2020 3308-3321*
- Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangzeb, .*, +, *JSSC Jan. 2020 27-37*
- Skin**
- A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I.*, +, *JSSC May 2020 1324-1336*
- Slot antenna arrays**
- A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*
- Slot antennas**
- Multi-Feed Antenna and Electronics Co-Design: An E-Band Antenna-LNA Front End With On-Antenna Noise-Canceling and G_m -Boosting. *Li, S.*, +, *JSSC Dec. 2020 3362-3375*
- Smart phones**
- A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020 3076-3086*
- Software libraries**
- A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing. *Jia, H.*, +, *JSSC Sept. 2020 2609-2621*
- Software radio**
- A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*
- Solar cell arrays**
- A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020 1998-2008*
- Solar cells**
- Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW. *Lin, L.*, +, *JSSC April 2020 967-976*
- Solid state circuit design**
- Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*
- Solid state circuits**
- Errata - Erratum to "A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS". *Toprak-Deniz, Z.*, +, *JSSC April 2020 1124*
- Guest Editorial Special Section on the 45th IEEE European Solid-State Circuits Conference (ESSCIRC). *Breems, L.J.*, +, *JSSC July 2020 1747-1748*
- Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*
- Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC). *Mohseni, P.*, +, *JSSC Nov. 2020 2847-2848*
- Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC). *Blaauw, D.*, +, *JSSC Dec. 2020 3127-3130*
- Introduction to the Special Section on the 2019 Asian Solid-State Circuits Conference (A-SSCC). *Kawasumi, A.*, +, *JSSC Oct. 2020 2627-2628*
- Introduction to the Special Section on the 2019 IEEE BCICTS Conference. *Wang, H.*, *JSSC Sept. 2020 2299-2300*
- Space division multiplexing**
- Code-Domain Multiplexing for Shared IF/LO Interfaces in Millimeter-Wave MIMO Arrays. *Johnson, M.*, +, *JSSC May 2020 1270-1281*
- Sparse matrices**
- A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator. *Park, D.*, +, *JSSC April 2020 933-944*

Speaker recognition

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Girald, J.S.P.*, +, *JSSC April 2020 868-878*

Special issues and sections

Guest Editorial 2019 Custom Integrated Circuits Conference. *Sun, N.*, +, *JSSC March 2020 523-524*

Guest Editorial Special Section on the 45th IEEE European Solid-State Circuits Conference (ESSCIRC). *Breems, L.J.*, +, *JSSC July 2020 1747-1748*

Introduction to the Special Issue on the 2019 IEEE International Solid-State Circuits Conference (ISSCC). *Carusone, T.C.*, +, *JSSC Jan. 2020 3-5*

Introduction to the Special Issue on the 2019 Symposium on VLSI Circuits. *Takeuchi, K.*, +, *JSSC April 2020 843-845*

Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC). *Mohseni, P.*, +, *JSSC Nov. 2020 2847-2848*

Introduction to the Special Issue on the 2020 IEEE International Solid-State Circuits Conference (ISSCC). *Blaauw, D.*, +, *JSSC Dec. 2020 3127-3130*

Introduction to the Special Section on the 2019 Asian Solid-State Circuits Conference (A-SSCC). *Kawasumi, A.*, +, *JSSC Oct. 2020 2627-2628*

Introduction to the Special Section on the 2019 IEEE BCICTS Conference. *Wang, H.*, *JSSC Sept. 2020 2299-2300*

Introduction to the Special Section on the 2019 RFIC Symposium. *Xu, H.*, *JSSC May 2020 1127*

Spectral analysis

Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection. *Reza Pazhouhandeh, M.*, +, *JSSC July 2020 1984-1997*

Spectral analyzers

50nW Opamp-Less $\Delta\Sigma$ -Modulated Bioimpedance Spectrum Analyzer for Electrochemical Brain Interfacing. *ElAnsary, M.*, +, *JSSC July 2020 1971-1983*

Speech enhancement

A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020 2247-2258*

Speech intelligibility

A 2.17-mW Acoustic DSP Processor With CNN-FFT Accelerators for Intelligent Hearing Assistive Devices. *Lee, Y.*, +, *JSSC Aug. 2020 2247-2258*

Speech recognition

An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. *Kadetotad, D.*, +, *JSSC July 2020 1877-1887*

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Girald, J.S.P.*, +, *JSSC April 2020 868-878*

Spread spectrum communication

High-Rejection RF Code Domain Receivers for Simultaneous Transmit and Receive Applications. *Hamza, A.*, +, *JSSC July 2020 1909-1921*

SRAM chips

A 1.87-mm² 56.9-GOPS Accelerator for Solving Partial Differential Equations. *Chen, T.*, +, *JSSC June 2020 1709-1718*

A 2 \times 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems. *Takemoto, T.*, +, *JSSC Jan. 2020 145-156*

A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing. *Wang, J.*, +, *JSSC Jan. 2020 76-86*

A 373-F² 0.21%-Native-BER EE SRAM Physically Unclonable Function With 2-D Power-Gated Bit Cells and V_{SS} Bias-Based Dark-Bit Detection. *Liu, K.*, +, *JSSC June 2020 1719-1732*

A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors. *Chiu, Y.*, +, *JSSC Oct. 2020 2790-2801*

A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020 87-97*

A Smart Hardware Security Engine Combining Entropy Sources of ECG, HRV, and SRAM PUF for Authentication and Secret Key Generation. *Cherupally, S.K.*, +, *JSSC Oct. 2020 2680-2690*

A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors. *Si, X.*, +, *JSSC Jan. 2020 189-202*

C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism. *Jiang, Z.*, +, *JSSC July 2020 1888-1897*

Processor Energy-Performance Range Extension Beyond Voltage Scaling via Drop-In Methodologies. *Jain, S.*, +, *JSSC Oct. 2020 2670-2679*

XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020 1733-1743*

Stress measurement

A CMOS Temperature Stabilized 2-D Mechanical Stress Sensor With 11-bit Resolution. *Nurmetov, U.*, +, *JSSC April 2020 846-855*

Support vector machines

A 1.9-mW SVM Processor With On-Chip Active Learning for Epileptic Seizure Control. *Huang, S.*, +, *JSSC Feb. 2020 452-464*

Switched capacitor circuits

Erratum to "A Flying-Inductor Hybrid DC-DC Converter for 1-Cell and 2-Cell Smart-Cable Battery Chargers" [Dec 19 3292-3305]. *Hardy, C.*, +, *JSSC March 2020 837*

Switched capacitor networks

A 0.3 lx-1.4 Mlx Monolithic Silicon Nanowire Light-to-Digital Converter With Temperature-Independent Offset Cancellation. *Rhee, C.*, +, *JSSC Feb. 2020 378-391*

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*

A BJT-Based Temperature-to-Digital Converter With a ± 0.25 $^{\circ}$ C 3σ Inaccuracy From -40 $^{\circ}$ C to $+180$ $^{\circ}$ C Using Heater-Assisted Voltage Calibration. *Yousefzadeh, B.*, +, *JSSC Feb. 2020 369-377*

A Discrete-Time Audio $\Sigma\Delta$ Modulator Using Dynamic Amplifier With Speed Enhancement and Flicker Noise Reduction Techniques. *Ma, S.*, +, *JSSC Feb. 2020 333-343*

A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-LC Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020 3179-3188*

A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability. *Seo, M.*, +, *JSSC Oct. 2020 2660-2669*

A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*

Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*

Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*

Multi-Watt, 1-GHz CMOS Circulator Based on Switched-Capacitor Clock Boosting. *Nagulu, A.*, +, *JSSC Dec. 2020 3308-3321*

Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier With Capacitor Reuse for Input Power Adaptation. *Chen, Z.*, +, *JSSC Aug. 2020 2106-2117*

Stacking Isolated SC Cores for High-Voltage Wide Input Range Monolithic DC-DC Conversion. *De Pelecijn, E.*, +, *JSSC Oct. 2020 2639-2648*

Switches

A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance. *Maeng, J.*, +, *JSSC June 2020 1624-1636*

Switching converters

A Hybrid LED Driver With Improved Efficiency. *Gao, Y.*, +, *JSSC Aug. 2020 2129-2139*

A Reconfigurable and Extendable Single-Inductor Single-Path Three-Switch Converter for Indoor Photovoltaic Energy Harvesting. *Huang, P.*, +, *JSSC July 2020 1998-2008*

An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier. *Park, Y.*, +, *JSSC Sept. 2020 2468-2477*

Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*

Hybrid Dickson Switched-Capacitor Converter With Wide Conversion Ratio in 65-nm CMOS. *Assem, P.*, +, *JSSC Sept. 2020 2513-2528*

Synchronization

Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

Synthetic aperture radar

A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K.*, +, *JSSC Nov. 2020 2970-2983*

System-in-package

A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020 956-966*

System-on-chip

A 20.5 TOPS Multicore SoC With DNN Accelerator and Image Signal Processor for Automotive Applications. *Yamada, Y.*, +, *JSSC Jan. 2020 120-132*

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A 5.6 μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K.*, +, *JSSC Aug. 2020 2151-2160*

A 64-Pixel 0.42-THz Source SoC With Spatial Modulation Diversity for Computational Imaging. *Jain, R.*, +, *JSSC Dec. 2020 3281-3293*

A 65-nm 8-to-3-b 1.0–0.36-V 9.1–1.1-TOPS/W Hybrid-Digital-Mixed-Signal Computing Platform for Accelerating Swarm Robotics. *Cao, N.*, +, *JSSC Jan. 2020 49-59*

A $7 \times 7 \times 2$ mm³ 8.6- μ W 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

A Batteryless Motion-Adaptive Heartbeat Detection System-on-Chip Powered by Human Body Heat. *Bose, S.*, +, *JSSC Nov. 2020 2902-2913*

A Symmetric Modified Multilevel Ladder PMIC for Battery-Connected Applications. *Abdulslam, A.*, +, *JSSC March 2020 767-780*

An Automotive LiDAR SoC for 240×192 -Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm² Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S.*, +, *JSSC Nov. 2020 2866-2877*

Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

Multi-Mode 60-GHz Radar Transmitter SoC in 45-nm SOI CMOS. *Lee, W.*, +, *JSSC May 2020 1187-1198*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Vocell: A 65-nm Speech-Triggered Wake-Up SoC for 10- μ W Keyword Spotting and Speaker Verification. *Giraldo, J.S.P.*, +, *JSSC April 2020 868-878*

T**Telecommunication control**

A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020 3076-3086*

Telecommunication power management

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

A Batteryless Padless Crystalless 116 μ m \times 116 μ m “Dielet” Near-Field Radio With On-Chip Coil Antenna. *Zhao, B.*, +, *JSSC Feb. 2020 249-260*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Wireless Body-Area-Network Transceiver and Low-Power Receiver With High Application Expandability. *Jang, J.*, +, *JSSC Oct. 2020 2781-2789*

Telecommunication power supplies

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock

Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Telecommunication security

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

Telecommunication signaling

Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, .*, +, *JSSC Jan. 2020 27-37*

Temperature measurement

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*

Temperature sensors

A 1770- μ m² Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS. *Tang, Z.*, +, *JSSC March 2020 781-793*

A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H.*, +, *JSSC Aug. 2020 2174-2185*

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, L.*, +, *JSSC Sept. 2020 2356-2370*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Thermal management (packaging)

A 1770- μ m² Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS. *Tang, Z.*, +, *JSSC March 2020 781-793*

NB-IoT and GNSS All-In-One System-On-Chip Integrating RF Transceiver, 23-dBm CMOS Power Amplifier, Power Management Unit, and Clock Management System for Low Cost Solution. *Lee, J.*, +, *JSSC Dec. 2020 3400-3413*

Thermal noise

Bandwidth-Enhanced Oversampling Successive Approximation Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer. *Zhong, L.*, +, *JSSC Sept. 2020 2529-2538*

Thermistors

A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E.*, +, *JSSC Sept. 2020 2456-2467*

Thermoelectric conversion

A Batteryless Motion-Adaptive Heartbeat Detection System-on-Chip Powered by Human Body Heat. *Bose, S.*, +, *JSSC Nov. 2020 2902-2913*

Thermometers

A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y.*, +, *JSSC July 2020 1807-1818*

Thin film transistors

An AMOLED Pixel Circuit With a Compensating Scheme for Variations in Subthreshold Slope and Threshold Voltage of Driving TFTs. *Keum, N.*, +, *JSSC Nov. 2020 3087-3096*

Low-Power Organic Light Sensor Array Based on Active-Matrix Common-Gate Transimpedance Amplifier on Foil for Imaging Applications. *Elsaegh, S.*, +, *JSSC Sept. 2020 2553-2566*

Three-dimensional integrated circuits

A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J.*, +, *JSSC Sept. 2020 2414-2428*

Time series

An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition. *Kadetotad, D.*, +, *JSSC July 2020 1877-1887*

Time-digital conversion

A 0.5-V BLE Transceiver With a 1.9-mW RX Achieving –96.4-dBm Sensitivity and –27-dBm Tolerance for Intermodulation From Interferers at 6- and 12-MHz Offsets. *Tamura, M.*, +, *JSSC Dec. 2020 3376-3386*

- A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E., +, JSSC Sept. 2020 2456-2467*
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H., +, JSSC Aug. 2020 2174-2185*
- A 32 × 32-Pixel CMOS Imager for Quantum Optics With Per-SPAD TDC, 19.48% Fill-Factor in a 44.64- μ m Pitch Reaching 1-MHz Observation Rate. *Zarghami, M., +, JSSC Oct. 2020 2819-2830*
- A 4-GS/s 39.9-dB SNDR 11.7-mW Hybrid Voltage-Time Two-Step ADC With Feedforward Ring Oscillator-Based TDCs. *Lyu, Y., +, JSSC July 2020 1807-1818*
- A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional- N Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking. *Santuccioli, A., +, JSSC Dec. 2020 3349-3361*
- A Cellular Multiband DTC-Based Digital Polar Transmitter With -153-dBc/Hz Noise in 14-nm FinFET. *Madoglio, P., +, JSSC July 2020 1830-1841*
- A CMOS 76–81-GHz 2-TX 3-RX FMCW Radar Transceiver Based on Mixed-Mode PLL Chirp Generator. *Ma, T., +, JSSC Feb. 2020 233-248*
- A Second-Order Purely VCO-Based CT $\Sigma\Delta$ ADC Using a Modified DPLL Structure in 40-nm CMOS. *Zhong, Y., +, JSSC Feb. 2020 356-368*
- An 8-Bit 10-GS/s 16× Interpolation-Based Time-Domain ADC With <1.5-ps Uncalibrated Quantization Steps. *Zhang, M., +, JSSC Dec. 2020 3225-3235*
- An Automotive LiDAR SoC for 240 × 192-Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm² Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S., +, JSSC Nov. 2020 2866-2877*
- Sub-Sampling Direct RF-to-Digital Converter With 1024-APSK Modulation for High Throughput Polar Receiver. *Wang, H., +, JSSC April 2020 1064-1076*
- Time-domain analysis**
- A Time Domain Artificial Intelligence Radar System Using 33-GHz Direct Sampling for Hand Gesture Recognition. *Park, J., +, JSSC April 2020 879-888*
- An 8-Bit 10-GS/s 16× Interpolation-Based Time-Domain ADC With <1.5-ps Uncalibrated Quantization Steps. *Zhang, M., +, JSSC Dec. 2020 3225-3235*
- Timing jitter**
- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D., +, JSSC March 2020 580-591*
- A 32-Gb/s 0.46-pJ/bit PAM4 CDR Using a Quarter-Rate Linear Phase Detector and a Self-Biased PLL-Based Multiphase Clock Generator. *Zhang, Z., +, JSSC Oct. 2020 2734-2746*
- A 6.5–12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. *Yu, C., +, JSSC Oct. 2020 2831-2841*
- Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S., +, JSSC Oct. 2020 2649-2659*
- Tracking**
- A Time-Interleaved Resonant Voltage Mode Wireless Power Receiver With Delay-Based Tracking Loops for Implantable Medical Devices. *Shin, S., +, JSSC May 2020 1374-1385*
- Transceivers**
- 300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H., +, JSSC Sept. 2020 2316-2335*
- A 1.02-pJ/b 20.83-Gb/s/Wireless Transceiver Using CNRZ-5 in 16-nm FinFET. *Tajalli, A., +, JSSC April 2020 1108-1123*
- A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D., +, JSSC March 2020 580-591*
- A 4TX/4RX Pulsed Chirping Phased-Array Radar Transceiver in 65-nm CMOS for X-Band Synthetic Aperture Radar Application. *Tang, K., +, JSSC Nov. 2020 2970-2983*
- A Resonant Current-Mode Wireless Power and Data Receiver for Loosely Coupled Implantable Devices. *Hong, S., JSSC Dec. 2020 3200-3209*
- A Spike-Latency Transceiver With Tunable Pulse Control for Low-Energy Wireless 3-D Integration. *Fletcher, B.J., +, JSSC Sept. 2020 2414-2428*
- A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E., +, JSSC Dec. 2020 3157-3168*
- An iPWM Line-Coding-Based Wireline Transceiver With Clock-Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS. *Ramachandran, A., +, JSSC July 2020 1946-1959*
- Transducers**
- A 2-in-1 Temperature and Humidity Sensor With a Single FLL Wheatstone-Bridge Front-End. *Jiang, H., +, JSSC Aug. 2020 2174-2185*
- Transfer functions**
- A 13.5-ENOB, 107- μ W Noise-Shaping SAR ADC With PVT-Robust Closed-Loop Dynamic Amplifier. *Tang, X., +, JSSC Dec. 2020 3248-3259*
- A 6.5- μ W 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording. *Lee, C., +, JSSC Nov. 2020 2889-2901*
- A 77-dB-DR 0.65-mW 20-MHz 5th-Order Coupled Source Followers Based Low-Pass Filter. *Xu, Y., +, JSSC Oct. 2020 2810-2818*
- Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator. *Billa, S., +, JSSC Oct. 2020 2649-2659*
- Frequency-Domain Modeling and Analysis of Injection-Locked Oscillators. *Zheng, X., +, JSSC June 2020 1651-1664*
- Transformers**
- A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y., +, JSSC Nov. 2020 2997-3008*
- Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I., +, JSSC Sept. 2020 2356-2370*
- Transient response**
- A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K., +, JSSC Nov. 2020 3076-3086*
- A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z., +, JSSC April 2020 977-987*
- An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M., +, JSSC June 2020 1637-1650*
- Direct 48-/1-V GaN-Based DC-DC Power Converter With Double Step-Down Architecture and Master-Slave AO²T Control. *Yan, D., +, JSSC April 2020 988-998*
- Transients**
- A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N., +, JSSC Feb. 2020 404-413*
- Transmitters**
- A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS. *Toprak-Deniz, Z., +, JSSC Jan. 2020 19-26*
- Errata - Erratum to "A 128-Gb/s 1.3-pJ/b PAM-4 Transmitter With Reconfigurable 3-Tap FFE in 14-nm CMOS". *Toprak-Deniz, Z., +, JSSC April 2020 1124*
- Transmitting antennas**
- A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B., +, JSSC June 2020 1516-1529*
- Transponders**
- Analysis and Design of a Robust, Low-Power, Inductively Coupled LSK Data Link. *Yousefi, A., +, JSSC Sept. 2020 2583-2596*
- Trellis codes**
- Sequence-Coded Multilevel Signaling for High-Speed Interface. *Aurangozeb, ., +, JSSC Jan. 2020 27-37*
- Triboelectricity**
- A High-Voltage Dual-Input Buck Converter Achieving 52.9% Maximum End-to-End Efficiency for Triboelectric Energy-Harvesting Applications. *Park, I., +, JSSC May 2020 1324-1336*
- Trigger circuits**
- A 1770- μ m² Leakage-Based Digital Temperature Sensor With Supply Sensitivity Suppression in 55-nm CMOS. *Tang, Z., +, JSSC March 2020 781-793*

U

UHF amplifiers

- A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*
- A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*
- High Linearity Transmit Power Mixers Using Baseband Current Feedback. *Praveen, M.V.*, +, *JSSC Feb. 2020 272-281*
- Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

UHF antennas

- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push–Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*
- Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C.*, +, *JSSC Nov. 2020 3024-3035*
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

UHF filters

- A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N -Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*
- A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*

UHF integrated circuits

- A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*
- A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*
- A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*
- A Code-Domain RF Signal Processing Front End With High Self-Interference Rejection and Power Handling for Simultaneous Transmit and Receive. *Alshammary, H.*, +, *JSSC May 2020 1199-1211*
- A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020 3414-3425*
- A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N -Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*
- A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*
- A Multiband FDD SAW-Less Transmitter for 5G-NR Featuring a BW-Extended N -Path Filter-Modulator, a Switched-BB Input, and a Wideband TIA-Based PA Driver. *Qi, G.*, +, *JSSC Dec. 2020 3387-3399*
- A Multimode Multi-Efficiency-Peak Digital Power Amplifier. *Yoo, S.*, +, *JSSC Dec. 2020 3322-3334*
- A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOI. *Alshammary, H.*, +, *JSSC Feb. 2020 261-271*
- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push–Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*
- Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C.*, +, *JSSC Nov. 2020 3024-3035*
- Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4$ mm³ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

UHF mixers

- A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N -Path Filter/Mixer. *Purushothaman, V.K.*, +, *JSSC May 2020 1139-1150*
- A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving an FoM of -256 dB. *Lee, D.*, +, *JSSC June 2020 1542-1552*
- High Linearity Transmit Power Mixers Using Baseband Current Feedback. *Praveen, M.V.*, +, *JSSC Feb. 2020 272-281*
- Mixer-First MIMO Receiver With Reconfigurable Multi-Port Decoupling and Matching. *Wilson, C.*, +, *JSSC May 2020 1401-1410*

UHF oscillators

- A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020 3294-3307*
- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push–Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*
- Design of a 0.6-V, 429-MHz FSK Transceiver Using Q-Enhanced and Direct Power Transfer Techniques in 90-nm CMOS. *Chiu, C.*, +, *JSSC Nov. 2020 3024-3035*

UHF power amplifiers

- A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*
- A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*
- A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020 3414-3425*
- A Multimode Multi-Efficiency-Peak Digital Power Amplifier. *Yoo, S.*, +, *JSSC Dec. 2020 3322-3334*
- A Single-Pin Antenna Interface RF Front End Using a Single-MOS DCO-PA and a Push–Pull LNA. *Xu, K.*, +, *JSSC Aug. 2020 2055-2068*

Ultra wideband communication

- A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*

Ultrasonic imaging

- Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

Ultrasonic transducer arrays

- A 64-Channel Transmit Beamformer With ± 30 -V Bipolar High-Voltage Pulsers for Catheter-Based Ultrasound Probes. *Tan, M.*, +, *JSSC July 2020 1796-1806*

Ultrasonic transducers

- Highly Integrated Guidewire Ultrasound Imaging System-on-a-Chip. *Lim, J.*, +, *JSSC May 2020 1310-1323*

V

Varactors

- A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS. *Jalili, H.*, +, *JSSC Sept. 2020 2387-2400*

Very large scale integration

- Introduction to the Special Issue on the 2019 Symposium on VLSI Circuits. *Takeuchi, K.*, +, *JSSC April 2020 843-845*

VHF amplifiers

- A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N -Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020 2443-2455*

VHF circuits

- A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020 2629-2638*

VHF filters

- A 0.032-mm² 43.3-fJ/Step 100–200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N -Path Filters. *Zhang, Y.*, +, *JSSC Sept. 2020 2443-2455*

Virtual machines

A 28-nm Automotive Flash Microcontroller With Virtualization-Assisted Processor Supporting ISO26262 ASIL D. *Kondo, H.*, +, *JSSC Jan. 2020* 133-144

Voltage control

A 6.78-MHz Single-Stage Wireless Charger With Constant-Current Constant-Voltage Charging Technique. *Cheng, L.*, +, *JSSC April 2020* 999-1010

A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning. *Li, X.*, +, *JSSC Oct. 2020* 2629-2638

Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020* 731-743

Voltage dividers

XNOR-SRAM: In-Memory Computing SRAM Macro for Binary/Ternary Deep Neural Networks. *Yin, S.*, +, *JSSC June 2020* 1733-1743

Voltage multipliers

A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance. *Maeng, J.*, +, *JSSC June 2020* 1624-1636

Voltage regulators

A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply. *Adorni, N.*, +, *JSSC Feb. 2020* 404-413

A 245-mA Digitally Assisted Dual-Loop Low-Dropout Regulator. *Zhou, D.*, +, *JSSC Aug. 2020* 2140-2150

A 5.6- μ A Wide Bandwidth, High Power Supply Rejection Linear Low-Dropout Regulator With 68 dB of PSR Up To 2 MHz. *Joshi, K.*, +, *JSSC Aug. 2020* 2151-2160

A Dynamically High-Impedance Charge-Pump-Based LDO With Digital-LDO-Like Properties Achieving a Sub-4-fs FoM. *Wang, X.*, +, *JSSC March 2020* 719-730

A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020* 3169-3178

A Monolithic Resonant Switched-Capacitor Voltage Regulator With Dual-Phase Merged-LC Resonator. *McLaughlin, P.H.*, +, *JSSC Dec. 2020* 3179-3188

A Multi-Loop Slew-Rate-Enhanced NMOS LDO Handling 1-A-Load-Current Step With Fast Transient for 5G Applications. *Li, K.*, +, *JSSC Nov. 2020* 3076-3086

A Self-Tuning IoT Processor Using Leakage-Ratio Measurement for Energy-Optimal Operation. *Lee, J.*, +, *JSSC Jan. 2020* 87-97

A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance. *Maeng, J.*, +, *JSSC June 2020* 1624-1636

A Variation-Adaptive Integrated Computational Digital LDO in 22-nm CMOS With Fast Transient Response. *Ahmed, K.Z.*, +, *JSSC April 2020* 977-987

An All-Digital, V_{MAX} -Compliant, Stable, and Scalable Distributed Charge Injection Scheme in 10-nm CMOS for Fast and Local Mitigation of Voltage Droop. *Bang, S.*, +, *JSSC July 2020* 1898-1908

An Analog-Proportional Digital-Integral Multiloop Digital LDO With PSR Improvement and LCO Reduction. *Huang, M.*, +, *JSSC June 2020* 1637-1650

Distributed Network of LDO Microregulators Providing Submicrosecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOI CMOS. *Perez, M.E.*, +, *JSSC March 2020* 731-743

Enhanced Power and Electromagnetic SCA Resistance of Encryption Engines via a Security-Aware Integrated All-Digital LDO. *Singh, A.*, +, *JSSC Feb. 2020* 478-493

Voltage-controlled oscillators

A 0.025-mm² 0.8-V 78.5-dB SNDR VCO-Based Sensor Readout Circuit in a Hybrid PLL- $\Sigma\Delta$ M Structure. *Zhao, W.*, +, *JSSC March 2020* 666-679

A 0.46-THz 25-Element Scalable and Wideband Radiator Array With Optimized Lens Integration in 65-nm CMOS. *Jalili, H.*, +, *JSSC Sept. 2020* 2387-2400

A 0.65-V 12–16-GHz Sub-Sampling PLL With 56.4-fs_{rms} Integrated Jitter and –256.4-dB FoM. *Zhang, Z.*, +, *JSSC June 2020* 1665-1683

A 12-mW 10-GHz FMCW PLL Based on an Integrating DAC With 28-kHz RMS-Frequency-Error for 23-MHz/ μ s Slope and 1.2-GHz Chirp-Bandwidth. *Renukaswamy, P.T.*, +, *JSSC Dec. 2020* 3294-3307

A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration. *Zhu, Z.*, +, *JSSC June 2020* 1565-1576

A 14-GHz Bang-Bang Digital PLL With Sub-150-fs Integrated Jitter for Wireline Applications in 7-nm FinFET CMOS. *Pfaff, D.*, +, *JSSC March 2020* 580-591

A 16.1-bit Resolution 0.064-mm² Compact Highly Digital Closed-Loop Single-VCO-Based 1-1 Sturdy-MASH Resistance-to-Digital Converter With High Robustness in 180-nm CMOS. *Sacco, E.*, +, *JSSC Sept. 2020* 2456-2467

A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects. *Franceschin, A.*, +, *JSSC July 2020* 1842-1853

A 230-GHz High-Power and Wideband Coupled Standing Wave VCO in 65-nm CMOS. *Jalili, H.*, +, *JSSC March 2020* 547-556

A 4-GHz Sub-Harmonically Injection-Locked Phase-Locked Loop With Self-Calibrated Injection Timing and Pulsewidth. *Jin, X.*, +, *JSSC Oct. 2020* 2724-2733

A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs. *Baert, M.*, +, *JSSC June 2020* 1577-1587

A 6.5- μ W 10-kHz BW 80.4-dB SNDR G_m -C-Based CT $\Delta\Sigma$ Modulator With a Feedback-Assisted G_m Linearization for Artifact-Tolerant Neural Recording. *Lee, C.*, +, *JSSC Nov. 2020* 2889-2901

A 66-fs-rms Jitter 12.8-to-15.2-GHz Fractional- N Bang-Bang PLL With Digital Frequency-Error Recovery for Fast Locking. *Santiccioli, A.*, +, *JSSC Dec. 2020* 3349-3361

A 951-fs_{rms} Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator. *Sun, H.*, +, *JSSC Feb. 2020* 426-438

A Highly Linear OTA-Less 1-1 MASH VCO-Based $\Sigma\Delta$ ADC With an Efficient Phase Quantization Noise Extraction Technique. *Maghami, H.*, +, *JSSC March 2020* 706-718

A Sub-mW 2.4-GHz Active-Mixer-Adopted Sub-Sampling PLL Achieving a FoM of –256 dB. *Lee, D.*, +, *JSSC June 2020* 1542-1552

A Wearable Real-Time CMOS Dosimeter With Integrated Zero-Bias Floating Gate Sensor and an 861-nW 18-Bit Energy-Resolution Scalable Time-Based Radiation to Digital Converter. *Chatterjee, B.*, +, *JSSC March 2020* 650-665

An Automotive LiDAR SoC for 240 \times 192-Pixel 225-m-Range Imaging With a 40-Channel 0.0036-mm² Voltage/Time Dual-Data-Converter-Based AFE. *Kondo, S.*, +, *JSSC Nov. 2020* 2866-2877

An Energy-Efficient Time-Domain Incremental Zoom Capacitance-to-Digital Converter. *Tang, X.*, +, *JSSC Nov. 2020* 3064-3075

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO. *Liao, D.*, +, *JSSC March 2020* 536-546

An OTA-Less Second-Order VCO-Based CT $\Sigma\Delta$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback. *Li, S.*, +, *JSSC May 2020* 1337-1350

Analysis and Design of a 17-GHz All- n pn Push-Pull Class-C VCO. *Veni, S.*, +, *JSSC Sept. 2020* 2345-2355

Clockless, Continuous-Time Analog Correlator Using Time-Encoded Signal Processing Demonstrating Asynchronous CDMA for Wake-Up Receivers. *Mangal, V.*, +, *JSSC Aug. 2020* 2069-2081

W**Wafer-scale integration**

A 7-nm 4-GHz Arm¹-Core-Based CoWoS¹ Chiplet Design for High-Performance Computing. *Lin, M.*, +, *JSSC April 2020* 956-966

Wide band gap semiconductors

A Monolithic GaN-IC With Integrated Control Loop for 400-V Offline Buck Operation Achieving 95.6% Peak Efficiency. *Kaufmann, M.*, +, *JSSC Dec. 2020* 3169-3178

Wideband amplifiers

300-GHz-Band 120-Gb/s Wireless Front-End Based on InP-HEMT PAs and Mixers. *Hamada, H.*, +, *JSSC Sept. 2020* 2316-2335

A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*

A Variable-Gain Low-Noise Transimpedance Amplifier for Miniature Ultrasound Probes. *Kang, E.*, +, *JSSC Dec. 2020 3157-3168*

Wireless channels

A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR. *Pang, J.*, +, *JSSC Sept. 2020 2371-2386*

A 6.5–8.1-GHz Communication/Ranging VWB Transceiver for Secure Wireless Connectivity With Enhanced Bandwidth Efficiency and $\Sigma\Delta$ Energy Detection. *Song, H.*, +, *JSSC Feb. 2020 219-232*

A $7 \times 7 \times 2 \text{ mm}^3$ 8.6- μW 500-kb/s Transmitter With Robust Injection-Locking-Based Frequency-to-Amplitude Conversion Receiver Targeting for Implantable Applications. *Xiong, B.*, +, *JSSC June 2020 1698-1708*

A CMOS 1.2-V Hybrid Current- and Voltage-Mode Three-Way Digital Doherty PA With Built-In Phase Nonlinearity Compensation. *Jung, D.*, +, *JSSC March 2020 525-535*

A Reconfigurable Spectrum-Compressing Receiver for Non-Contiguous Carrier Aggregation in CMOS SOL. *AlShammary, H.*, +, *JSSC Feb. 2020 261-271*

Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4 \text{ mm}^3$ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

Power-Efficient Design Techniques for mm-Wave Hybrid/Digital FDD/Full-Duplex MIMO Transceivers. *Mondal, S.*, +, *JSSC Aug. 2020 2011-2026*

Wireless LAN

A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage. *Sadhu, B.*, +, *JSSC June 2020 1516-1529*

A Broadband Switched-Transformer Digital Power Amplifier for Deep Back-Off Efficiency Enhancement. *Yin, Y.*, +, *JSSC Nov. 2020 2997-3008*

A Fully Integrated 27-dBm Dual-Band All-Digital Polar Transmitter Supporting 160 MHz for Wi-Fi 6 Applications. *Ben-Bassat, A.*, +, *JSSC Dec. 2020 3414-3425*

A Low-Power Backscatter Modulation System Communicating Across Tens of Meters With Standards-Compliant Wi-Fi Transceivers. *Wang, P.P.*, +, *JSSC Nov. 2020 2959-2969*

An 802.11ba-Based Wake-Up Radio Receiver With Wi-Fi Transceiver Integration. *Liu, R.*, +, *JSSC May 2020 1151-1164*

Highly Linear High-Power 802.11ac/ax WLAN SiGe HBT Power Amplifiers With a Compact 2nd-Harmonic-Shorted Four-Way Transformer and a Thermally Compensating Dynamic Bias Circuit. *Ju, I.*, +, *JSSC Sept. 2020 2356-2370*

Wireless sensor networks

A Fully Integrated Programmable 6.0–8.5-GHz UWB IR Transmitter Front-End for Energy-Harvesting Devices. *Haapala, T.*, +, *JSSC July 2020 1922-1934*

Millimeter-Scale Node-to-Node Radio Using a Carrier Frequency-Interlocking IF Receiver for a Fully Integrated $4 \times 4 \times 4 \text{ mm}^3$ Wireless Sensor Node. *Chuo, L.*, +, *JSSC May 2020 1128-1138*

Z

Zero current switching

Integrated Power Management for Battery-Indifferent Systems With Ultra-Wide Adaptation Down to nW. *Lin, L.*, +, *JSSC April 2020 967-976*

Zero voltage switching

Highly Integrated ZVS Flyback Converter ICs With Pulse Transformer to Optimize USB Power Delivery for Fast-Charging Mobile Devices. *Chang, W.*, +, *JSSC Dec. 2020 3189-3199*