Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
×
This paper presents an efficient approach to concurrent error detection and correction for FFT processors by using time-shared modular redundancy.
People also ask
Abstract. This paper present an efficient approach to concurrent error detection and correction for FFT processors by using time-shared modular redundancy.
This paper presents an efficient approach to concurrent error detection and correction for FFT processors by using time-shared modular redundancy.
This paper present an efficient approach to concurrent error detection and correction for FFT processors by using time-shared modular redundancy.
Presents a low-cost approach to concurrent error correction in high-performance CORDIC processors by using time-shared triple modular redundancy, ...
Presents a low-cost approach to concurrent error correction in high-performance CORDIC processors by using time-shared triple modular redundancy.
In this paper, we first propose a novel design-for-testability approach based on M-testability conditions for module-level systolic fast Fourier transform ...
Time-shared modular redundancy for fault-tolerant FFT processors · Offset DMR: A Low Overhead Soft Error Detection and Correction Technique for Transform-Based ...
In this research a concurrent error correcting technique based on time redundancy called time shared TMR is developed. It has been successfully applied to ...
Presents a low-cost approach to concurrent error correction in high-performance CORDIC processors by using time-shared triple modular redundancy.