Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
×
Apr 11, 2014 · Abstract: In this paper, we present a low-cost, on-chip clock jitter digital measurement scheme for high performance microprocessors.
Abstract—In this paper, we present a low-cost, on-chip clock jitter digital measurement scheme for high performance micro- processors.
People also ask
Abstract— In this paper we present a low cost, on-chip clock jitter digital measurement scheme for high performance microprocessors.
In this paper, we present a low-cost, on-chip clock jitter digital measurement scheme for high performance microprocessors. It enables in situ jitter ...
In this paper, we present a low-cost, on-chip clock jitter digital measurement scheme for high performance microprocessors. It enables in situ jitter ...
Apr 11, 2014 · It enables in situ jitter measurement during the test or debug phase. It provides very high measurement resolution and accuracy, despite the ...
The scheme enables in-situ jitter measurement of the clock distribution network during the test or the debug phase. It provides very high measurement resolution ...
Missing: Low- | Show results with:Low-
Oct 1, 2008 · In this paper we present an on-chip clock jitter digital measurement scheme for high performance microprocessors. The scheme enables in-situ ...
Conclusion. In this paper, a fully on-chip measurement scheme for high-speed clock jitter and skew is proposed based on incoherent subsampling. The main work  ...
The goal of this work is an on-chip jitter measurement system able to characterize both clock and data jitter, without external reference clocks or measurement ...