Feb 26, 2015 · In this brief, a 14-bit 500 MS/s current-steering digital-to-analog converter (DAC) is proposed, which applies the novel grouped random ...
Abstract—In this brief, a 14-bit 500 MS/s current-steering digital-to- analog converter (DAC) is proposed, which applies the novel grouped.
This paper presents an uncalibrated 0.18 μm CMOS 14 bit 1.4 GS/s DAC, with an LVDS interface, which achieves 67 dB SFDR for a 260 MHz full-scale tone and 70 ...
In this brief, a 14-bit 500 MS/s current-steering digital-to-analog converter (DAC) is proposed, which applies the novel grouped random rotation thermometer ...
Missing: µm | Show results with:µm
To overcome this problem, calibration is an effective method. In this paper, a digital background calibration technique for current-steering DACs is presented ...
Abstract—A 14 bit 500 MS/s current-steering digital-to-analog converter (DAC) was designed and fabricated in 0.13. CMOS process. For traditional wide-band ...
This paper presents an uncalibrated 0.18 μm CMOS 14 bit 1.4 GS/s DAC, with an LVDS interface, which achieves 67 dB SFDR for a 260 MHz full-scale tone and 70 ...
A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18 µm CMOS. ... A 14 bit 200 MS/s DAC With SFDR >78 dBc, IM3 <−83 dBc and NSD <−163 dBm/Hz ...
With the proposed RTC, a 14-bit current-steering DAC is implemented in a IP6M 0.18-µm 1.8-V CMOS process. The measured spurious-free dynamic range (SFDR) ...
Operated at 1V digital supply and 1.8V analog supply, with 500 MS/s sampling rate, the measured power consumption of this DAC is 14.3mW. The measurement results ...