Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                

"Formal Verification of Synthesized Analog Designs."

Abhijit Ghosh, Ranga Vemuri (1999)

Details and statistics

DOI: 10.1109/ICCD.1999.808362

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23