Yiqi Wang 0005

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Fengbin Tu

> Home > Persons > Yiqi Wang 0005

Publications

2024
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/TuWWWLHWY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TuWWWLHWY24
Fengbin Tu, Zihan Wu, Yiqi Wang, Weiwei Wu, Leibo Liu, Yang Hu, Shaojun Wei, Shouyi Yin:
MulTCIM: Digital Computing-in-Memory-Based Multimodal Transformer Accelerator With Attention-Token-Bit Hybrid Sparsity. IEEE J. Solid State Circuits 59(1): 90-101 (2024)
2023
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/TuWWLDKLWXY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TuWWLDKLWXY23
Fengbin Tu, Yiqi Wang, Zihan Wu, Ling Liang, Yufei Ding, Bongjin Kim, Leibo Liu, Shaojun Wei, Yuan Xie, Shouyi Yin:
ReDCIM: Reconfigurable Digital Computing- In -Memory Processor With Unified FP/INT Pipeline for Cloud AI Acceleration. IEEE J. Solid State Circuits 58(1): 243-255 (2023)
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/Tu00L0DLW0Y23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/Tu00L0DLW0Y23
Fengbin Tu, Zihan Wu, Yiqi Wang, Ling Liang, Liu Liu, Yufei Ding, Leibo Liu, Shaojun Wei, Yuan Xie, Shouyi Yin:
TranCIM: Full-Digital Bitline-Transpose CIM-based Sparse Transformer Accelerator With Pipeline/Parallel Reconfigurable Modes. IEEE J. Solid State Circuits 58(6): 1798-1809 (2023)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/TuWLDLWYX23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/TuWLDLWYX23
Fengbin Tu, Yiqi Wang, Ling Liang, Yufei Ding, Leibo Liu, Shaojun Wei, Shouyi Yin, Yuan Xie:
SDP: Co-Designing Algorithm, Dataflow, and Architecture for In-SRAM Sparse NN Acceleration. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(1): 109-121 (2023)
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/WangTLWXY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/WangTLWXY23
Yiqi Wang, Fengbin Tu, Leibo Liu, Shaojun Wei, Yuan Xie, Shouyi Yin:
SPCIM: Sparsity-Balanced Practical CIM Accelerator With Optimized Spatial-Temporal Multi-Macro Utilization. IEEE Trans. Circuits Syst. I Regul. Pap. 70(1): 214-227 (2023)
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TuWWWLHWY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TuWWWLHWY23
Fengbin Tu, Zihan Wu, Yiqi Wang, Weiwei Wu, Leibo Liu, Yang Hu, Shaojun Wei, Shouyi Yin:
MuITCIM: A 28nm $2.24 \mu\mathrm{J}$/Token Attention-Token-Bit Hybrid Sparse Digital CIM-Based Accelerator for Multimodal Transformers. ISSCC 2023: 248-249
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TuWWWLHWY23a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TuWWWLHWY23a
Fengbin Tu, Yiqi Wang, Zihan Wu, Weiwei Wu, Leibo Liu, Yang Hu, Shaojun Wei, Shouyi Yin:
TensorCIM: A 28nm 3.7nJ/Gather and 8.3TFLOPS/W FP32 Digital-CIM Tensor Processor for MCM-CIM-Based Beyond-NN Acceleration. ISSCC 2023: 254-255
2022
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tcasI/YangTLWLWY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/YangTLWLWY22
Jianxun Yang, Fengbin Tu, Yixuan Li, Yiqi Wang, Leibo Liu, Shaojun Wei, Shouyi Yin:
GQNA: Generic Quantized DNN Accelerator With Weight-Repetition-Aware Activation Aggregating. IEEE Trans. Circuits Syst. I Regul. Pap. 69(10): 4069-4082 (2022)
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/Tu0WLDKLWXY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/Tu0WLDKLWXY22
Fengbin Tu, Yiqi Wang, Zihan Wu, Ling Liang, Yufei Ding, Bongjin Kim, Leibo Liu, Shaojun Wei, Yuan Xie, Shouyi Yin:
A 28nm 29.2TFLOPS/W BF16 and 36.5TOPS/W INT8 Reconfigurable Digital CIM Processor with Unified FP/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration. ISSCC 2022: 1-3
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TuWWLLDLWXY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TuWWLLDLWXY22
Fengbin Tu, Zihan Wu, Yiqi Wang, Ling Liang, Liu Liu, Yufei Ding, Leibo Liu, Shaojun Wei, Yuan Xie, Shouyi Yin:
A 28nm 15.59µJ/Token Full-Digital Bitline-Transpose CIM-Based Sparse Transformer Accelerator with Pipeline/Parallel Reconfigurable Modes. ISSCC 2022: 466-468

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.