Lei Jiang
ABSTRACT
The emerging Phase Change Memory (PCM) technology exhibits excellent scalability and density potentials. At the same time, they require high current and high voltages to switch cell states. Their working voltages are provided by CMOS-compatible on-chip charge pumps (CPs). Unfortunately, CPs and particularly those for RESET, have a large parasitic power (a dominant component in total power loss) during operations, which significantly degrades their energy efficiency. In addition, CPs seriously suffer from the Time-Dependent Dielectric Breakdown (TDDB) problem due to their boosted operation voltage. To maintain a reasonable lifetime of CPs, existing solutions actively switch them on per-operation basis, resulting in large performance degradation
In this paper, we address the above issues through two designs --- Reset_Sch (RESET scheduling) and CP_Sch (CP scheduling). Reset_Sch schedules when to perform a RESET for different cells upon writing a PCM line. It significantly reduces the power loss, and peak working power of RESET CP. CP_Sch incorporates a fast READ CP design to provide fast charge-up time for reads and minimize performance penalty. Our experimental results show that on average, 70% of power loss for RESET CP can be reduced; and performance loss can be reduced from 16% to 2% while achieving a 16% improvement in reliability
- F. Bedeschi et al., "A bipolar-selected phase change memory featuring multi-level cell storage," JSSC, 2009.Google Scholar
- M. Boniardi et al., "Impact of material composition on the write performance of phase-change memory device," in IMW, 2010.Google Scholar
- T. Carlson et al., "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation," in SC, 2011. Google ScholarDigital Library
- F. Chen et al., "Correlation between i-v slope and tddb voltage acceleration for cu/low-k interconnects," in IITC, 2009.Google Scholar
- S. Cho et al., "Flip-n-write: A simple deterministic technique to improve pram write performance, energy, and endurance," in MICRO, 2009. Google ScholarDigital Library
- Y. Choi et al., "A 20nm 1.8v 8gb pram with 40mb/s program bandwidth," in ISSCC, 2012.Google Scholar
- H. Chung et al., "A 58nm 1.8v 1gb pram with 6.4mb/s program bw," in ISSCC, 2011.Google Scholar
- X. Dong et al., "Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory," TCAD, 2012.Google Scholar
- K. Fang et al., "Memory architecture for integrating emerging memory technologies," in PACT, 2011. Google ScholarDigital Library
- R. Guo, "High efficiency charge pump based dc-dc converter for wide input/output range applications," Ph.D. dissertation, Electrical Engineering, North Carolina State University, 2010.Google Scholar
- A. Hay et al., "Preventing pcm banks from seizing too much power," in MICRO, 2011. Google ScholarDigital Library
- Y. Hwang et al., "Mlc pram with slc write-speed and robust read scheme," in VLSIT, 2010.Google Scholar
- C. Ih-Chin et al., "Electrical breakdown in thin gate and tunneling oxides," JSSC, vol. 20, no. 1, 1985.Google Scholar
- Intel, "Intel xeon processor e3--1200 family datasheet," in Data sheet, 2011.Google Scholar
- L. Jiang et al., "Fpb: Fine-grained power budgeting to improve write throughput of multi-level cell phase change memory," in MICRO, 2012. Google ScholarDigital Library
- L. Jiang et al., "Improving write operations in mlc phase change memory," in HPCA, 2012. Google ScholarDigital Library
- S. Kang et al., "A 0.1-um 1.8-v 256-mb phase-change random access memory (pram) with 66-mhz synchronous burst-read operation," JSSC, 2007.Google Scholar
- M.-D. Ker et al., "Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage cmos processes," JSSC, vol. 41, no. 5, 2006.Google Scholar
- M.-D. Ker et al., "A new charge pump circuit dealing with gate-oxide reliability issue in low-voltage processes," in ISCAS, 2004.Google Scholar
- B. C. Lee et al., "Architecting phase change memory as a scalable dram alternative," in ISCA, 2009. Google ScholarDigital Library
- K.-J. Lee et al., "A 90nm 1.8v 512mb diode-switch pram with 266mb/s read throughput," in JSSC, 2008.Google Scholar
- K. T. Malladi et al., "Towards energy-proportional datacenter memory with mobile dram," in ISCA, 2012. Google ScholarDigital Library
- K. T. Malladi et al., "Rethinking dram power modes for energy proportionality," in MICRO, 2012. Google ScholarDigital Library
- D. Mantegazza et al., "Statistical analysis and modeling of programming and retention in pcm arrays," in IEDM, 2007.Google Scholar
- T. Nirschl et al., "Write strategies for 2 and 4-bit multi-level phasechange memory," in IEDM, 2007.Google Scholar
- G. Palumbo et al., "Charge pump circuits: An overview on design strategies and topologies," IEEE Circuits and Devices Magazine, 2010. Google ScholarDigital Library
- A. Pantazi et al., "Multilevel phase-change memory modeling and experimental characterization," in EPCOS, 2009.Google Scholar
- H. Patil et al., "Pinplay: a framework for deterministic replay and reproducible analysis of parallel programs," in CGO, 2010. Google ScholarDigital Library
- M. K. Qureshi et al., "Preset: Improving read write performance of phase change memories by exploiting asymmetry in write times," in ISCA, 2012. Google ScholarDigital Library
- M. K. Qureshi et al., "Improving read performance of phase change memories via write cancellation and write pausing," in HPCA, 2010.Google Scholar
- M. K. Qureshi et al., "A case for mlp-aware cache replacement," in ISCA, 2006. Google ScholarDigital Library
- M. K. Qureshi et al., "Scalable high performance main memory system using phase-change memory technology," in ISCA, 2009. Google ScholarDigital Library
- S. Raoux et al., "Phase-change random access memory: A scalable technology," IBM J. RES. & DEV., 2008. Google ScholarDigital Library
- J. Wang et al., "Energy-efficient multi-level cell phase-change memory system with data encoding," in ICCD, 2011. Google ScholarDigital Library
- O. Y. Wong et al., "A comparative study of charge pumping circuits for flash memory applications," Microelectronics Reliability, no. 4, pp. 670--687, 2012.Google ScholarCross Ref
- D. Wu et al., "Ramzzz: Rank-aware dram power management with dynamic migrations and demotions," in SC, 2012. Google ScholarDigital Library
- W. Zhang et al., "Characterizing and mitigating the impact of process variations on phase change based memory systems," in MICRO, 2009. Google ScholarDigital Library
- P. Zhou et al., "A durable and energy efficient main memory using phase change memory technology," in ISCA, 2009. Google ScholarDigital Library
Recommendations
A low power and reliable charge pump design for phase change memories
ISCA '14The emerging Phase Change Memory (PCM) technology exhibits excellent scalability and density potentials. At the same time, they require high current and high voltages to switch cell states. Their working voltages are provided by CMOS-compatible on-chip ...
Building a Fast and Power Efficient Inductive Charge Pump System for 3D Stacked Phase Change Memories
GLSVLSI '17: Proceedings of the on Great Lakes Symposium on VLSI 2017Phase change memory emerges as one of the most promising alternatives to traditional DRAM in terabyte main memory constructions. 3D stacking technology further enhances the scalability and capacity of PCM. However, write bandwidth of emerging 3D stacked ...
WOM-Code Solutions for Low Latency and High Endurance in Phase Change Memory
This paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM—attributed to PCM SET—...
Comments